{"id":"https://openalex.org/W2791066873","doi":"https://doi.org/10.1109/igcc.2017.8323589","title":"Power and energy implications of misunderstanding DRAM","display_name":"Power and energy implications of misunderstanding DRAM","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2791066873","doi":"https://doi.org/10.1109/igcc.2017.8323589","mag":"2791066873"},"language":"en","primary_location":{"id":"doi:10.1109/igcc.2017.8323589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/igcc.2017.8323589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Eighth International Green and Sustainable Computing Conference (IGSC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011019154","display_name":"Daniel Kopta","orcid":"https://orcid.org/0000-0002-9809-1937"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Kopta","raw_affiliation_strings":["University of Utah"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014880542","display_name":"Erik Brunvand","orcid":"https://orcid.org/0000-0001-8881-927X"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Erik Brunvand","raw_affiliation_strings":["University of Utah"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23019346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8398270010948181},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.787349283695221},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7799333333969116},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.691897988319397},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5816774368286133},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5373126268386841},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5364250540733337},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.520996630191803},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.47657322883605957},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3868098258972168},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3853057622909546},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3473881483078003},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.34268754720687866}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8398270010948181},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.787349283695221},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7799333333969116},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.691897988319397},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5816774368286133},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5373126268386841},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5364250540733337},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.520996630191803},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.47657322883605957},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3868098258972168},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3853057622909546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3473881483078003},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.34268754720687866}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/igcc.2017.8323589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/igcc.2017.8323589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Eighth International Green and Sustainable Computing Conference (IGSC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W576352615","https://openalex.org/W1492601037","https://openalex.org/W1515422725","https://openalex.org/W1555915743","https://openalex.org/W1839039067","https://openalex.org/W1982661771","https://openalex.org/W1992748711","https://openalex.org/W2034861439","https://openalex.org/W2040057285","https://openalex.org/W2050513283","https://openalex.org/W2060204338","https://openalex.org/W2082211440","https://openalex.org/W2100346277","https://openalex.org/W2102592717","https://openalex.org/W2140618283","https://openalex.org/W2143823686","https://openalex.org/W2147657366","https://openalex.org/W2152365613","https://openalex.org/W2153988419","https://openalex.org/W2162639668","https://openalex.org/W4251841159","https://openalex.org/W4297671218","https://openalex.org/W4313016175","https://openalex.org/W6675306916"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2185658074","https://openalex.org/W2896161911","https://openalex.org/W4285245242","https://openalex.org/W4243618206","https://openalex.org/W2019238062","https://openalex.org/W2138825797","https://openalex.org/W3049130895","https://openalex.org/W1725472669","https://openalex.org/W1707075782"],"abstract_inverted_index":{"When":[0],"optimizing":[1],"for":[2],"energy":[3,18,122],"in":[4,26,170],"a":[5,27,61,127,149,153],"modern":[6,70],"computing":[7],"system,":[8,163],"it":[9],"is":[10,156],"critical":[11],"to":[12,105,136,141],"understand":[13],"the":[14,20,35,54,67,74,77,161,174],"primary":[15],"source":[16],"of":[17,40,56,69,76,88,98,114,152,172],"usage:":[19],"memory":[21,29,44,64,78,162],"system.":[22],"Performing":[23],"effective":[24],"optimization":[25],"traditional":[28],"system":[30,92,107,142,154],"requires":[31],"knowing":[32],"something":[33],"about":[34],"complex":[36],"and":[37,52,58,73,91,123,125,164],"subtle":[38],"behavior":[39,75,119],"dynamic":[41],"random":[42],"access":[43],"(DRAM).":[45],"This":[46],"includes":[47],"understanding":[48,116],"DRAM":[49,89,118,129,139],"chip":[50,90],"organization":[51,55,93],"functionality,":[53],"chips":[57],"data":[59],"on":[60,160],"dual":[62],"inline":[63],"module":[65],"(DIMM),":[66],"structure":[68],"packaging":[71],"options,":[72],"controller.":[79],"In":[80],"this":[81,100],"position":[82],"paper":[83],"we":[84],"describe":[85,126],"some":[86,95,112],"background":[87],"with":[94],"specific":[96],"examples":[97,113],"how":[99,115,173],"knowledge":[101],"can":[102,120,133],"be":[103,134],"used":[104,135],"enhance":[106],"behavior.":[108],"We":[109,144],"then":[110],"give":[111],"accurate":[117],"influence":[121],"latency,":[124],"detailed":[128],"simulator":[130],"(USIMM)":[131],"that":[132,155,165],"add":[137],"high-fidelity":[138],"models":[140],"simulations.":[143],"use":[145],"graphics":[146],"hardware":[147],"as":[148],"motivating":[150],"example":[151],"both":[157],"heavily":[158],"reliant":[159],"also":[166],"has":[167],"interesting":[168],"latitude":[169],"terms":[171],"application":[175],"accesses":[176],"memory.":[177]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}