{"id":"https://openalex.org/W2123815799","doi":"https://doi.org/10.1109/igcc.2011.6008569","title":"Energy efficient Phase Change Memory based main memory for future high performance systems","display_name":"Energy efficient Phase Change Memory based main memory for future high performance systems","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2123815799","doi":"https://doi.org/10.1109/igcc.2011.6008569","mag":"2123815799"},"language":"en","primary_location":{"id":"doi:10.1109/igcc.2011.6008569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/igcc.2011.6008569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Green Computing Conference and Workshops","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063916443","display_name":"Rishiraj A. Bheda","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rishiraj A. Bheda","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","[School of Electrical, and Computer Engineering, Georgia Institute of Technology, Atlanta, USA]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical, and Computer Engineering, Georgia Institute of Technology, Atlanta, USA]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060312275","display_name":"Jason Poovey","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason A. Poovey","raw_affiliation_strings":["School of Computing, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013531730","display_name":"Jesse Beu","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jesse G. Beu","raw_affiliation_strings":["School of Computing, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091080889","display_name":"Thomas M. Conte","orcid":"https://orcid.org/0000-0001-7037-2377"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas M. Conte","raw_affiliation_strings":["School of Computing, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5063916443"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":3.0224,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.92182877,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.8029656410217285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.77397620677948},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6805511116981506},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6594177484512329},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5875911712646484},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5744579434394836},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5629732608795166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5344316959381104},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5174211263656616},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.49849796295166016},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4957042932510376},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.49392038583755493},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.48140525817871094},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4474600553512573},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.41376376152038574},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4109114110469818},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.400871217250824},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.39059683680534363},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34598302841186523},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14065346121788025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12834280729293823},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0867466926574707}],"concepts":[{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.8029656410217285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.77397620677948},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6805511116981506},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6594177484512329},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5875911712646484},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5744579434394836},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5629732608795166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5344316959381104},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5174211263656616},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.49849796295166016},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4957042932510376},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.49392038583755493},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.48140525817871094},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4474600553512573},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.41376376152038574},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4109114110469818},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.400871217250824},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.39059683680534363},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34598302841186523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14065346121788025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12834280729293823},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0867466926574707},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/igcc.2011.6008569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/igcc.2011.6008569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Green Computing Conference and Workshops","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1974505834","https://openalex.org/W1989773959","https://openalex.org/W2014872264","https://openalex.org/W2028802049","https://openalex.org/W2048588974","https://openalex.org/W2064977311","https://openalex.org/W2096800126","https://openalex.org/W2099856791","https://openalex.org/W2102449048","https://openalex.org/W2131081741","https://openalex.org/W2143823686","https://openalex.org/W2144154231","https://openalex.org/W2147539449","https://openalex.org/W2155470578","https://openalex.org/W2539921360","https://openalex.org/W4247787189"],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W2534610203","https://openalex.org/W1497711947","https://openalex.org/W2782503170","https://openalex.org/W2340699851","https://openalex.org/W2047684617","https://openalex.org/W2903040985","https://openalex.org/W2123815799","https://openalex.org/W2077606475","https://openalex.org/W2183575955"],"abstract_inverted_index":{"Phase":[0],"Change":[1],"Memory":[2],"(PCM)":[3],"has":[4,29,65,88],"recently":[5],"attracted":[6],"a":[7,12,83,91,100,112,121,129,185,195,218,233],"lot":[8],"of":[9,38,40,57,99,150,156,184,201],"attention":[10],"as":[11,82,90],"scalable":[13],"alternative":[14],"to":[15,31,74,107,135],"DRAM":[16,28,80,132,198,235],"for":[17,24,85,167],"main":[18,124,158],"memory":[19,26,72,87,102,115,125,143,159,169,181,189,199],"systems.":[20],"As":[21],"the":[22,36,55,137,141,147,153,157,165,227],"need":[23,166],"high-density":[25],"increases,":[27],"proven":[30],"be":[32],"less":[33,224],"attractive":[34],"from":[35,48],"point":[37],"view":[39],"scaling":[41],"and":[42,54,104,152,190,212],"energy":[43,154,192,210,225],"consumption.":[44],"PCM-only":[45],"memories":[46],"suffer":[47],"latency":[49],"issues,":[50],"high":[51,148],"write":[52,59],"energy,":[53],"problem":[56],"limited":[58],"endurance.":[60],"Research":[61],"in":[62,140,215],"this":[63,95],"domain":[64],"focused":[66],"mainly":[67],"on":[68],"using":[69,128,232],"various":[70],"hybrid":[71,230],"configurations":[73],"address":[75],"these":[76],"shortcomings.":[77],"A":[78],"commodity":[79,197,234],"module":[81],"cache":[84,134],"PCM":[86,122,142,151,187,229],"emerged":[89],"potential":[92],"solution.":[93],"But":[94],"method":[96],"requires":[97],"use":[98],"separate":[101,168],"controller":[103],"is":[105,208],"unable":[106],"achieve":[108],"better":[109],"performance":[110,177],"than":[111,226],"DRAM-only":[113,219],"based":[114,123,188],"at":[116],"low":[117],"energy.":[118],"We":[119],"propose":[120],"system":[126,200,207,222,231],"design":[127],"small,":[130],"embedded":[131],"(eDRAM)":[133],"replace":[136],"row":[138],"buffers":[139],"chip.":[144],"This":[145],"reduces":[146],"latencies":[149],"consumption":[155],"system.":[160,220],"Our":[161,205,221],"methodology":[162],"also":[163],"eliminates":[164],"controllers.":[170],"Through":[171],"simulation":[172],"results,":[173],"we":[174],"show":[175],"competitive":[176],"by":[178],"reducing":[179],"average":[180],"access":[182],"time":[183],"slow":[186],"significant":[191],"reductions":[193],"against":[194],"DDR3":[196],"similar":[202],"storage":[203],"size.":[204],"proposed":[206],"highly":[209],"efficient":[211],"provides":[213],"35.02%improvement":[214],"EDP":[216],"over":[217],"consumes":[223],"state-of-the-art":[228],"cache.":[236]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}