{"id":"https://openalex.org/W2901578233","doi":"https://doi.org/10.1109/igarss.2018.8518256","title":"FPGA-Based Multi-core Reconfigurable System for SAR Imaging","display_name":"FPGA-Based Multi-core Reconfigurable System for SAR Imaging","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2901578233","doi":"https://doi.org/10.1109/igarss.2018.8518256","mag":"2901578233"},"language":"en","primary_location":{"id":"doi:10.1109/igarss.2018.8518256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/igarss.2018.8518256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IGARSS 2018 - 2018 IEEE International Geoscience and Remote Sensing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101902044","display_name":"Wei Di","orcid":"https://orcid.org/0009-0007-4193-7720"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Di","raw_affiliation_strings":["National University of Defense Technology, Changsha, Hunan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, Changsha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079315983","display_name":"Changlin Chen","orcid":"https://orcid.org/0000-0002-1862-2807"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changlin Chen","raw_affiliation_strings":["National University of Defense Technology, Changsha, Hunan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, Changsha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054002392","display_name":"Yongxiang Liu","orcid":"https://orcid.org/0000-0002-0682-8365"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongxiang Liu","raw_affiliation_strings":["National University of Defense Technology, Changsha, Hunan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, Changsha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.2203,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.40214853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9702000021934509,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8426279425621033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7320654392242432},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4731351435184479},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46392545104026794},{"id":"https://openalex.org/keywords/synthetic-aperture-radar","display_name":"Synthetic aperture radar","score":0.4618678689002991},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.42514389753341675},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3886132836341858},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1687009632587433},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10541585087776184}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8426279425621033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7320654392242432},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4731351435184479},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46392545104026794},{"id":"https://openalex.org/C87360688","wikidata":"https://www.wikidata.org/wiki/Q740686","display_name":"Synthetic aperture radar","level":2,"score":0.4618678689002991},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.42514389753341675},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3886132836341858},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1687009632587433},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10541585087776184}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/igarss.2018.8518256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/igarss.2018.8518256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IGARSS 2018 - 2018 IEEE International Geoscience and Remote Sensing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W122440332","https://openalex.org/W1483837885","https://openalex.org/W1995636413","https://openalex.org/W2024046945","https://openalex.org/W2060326359","https://openalex.org/W2062930595","https://openalex.org/W2640747389","https://openalex.org/W6628768312","https://openalex.org/W6739007036"],"related_works":["https://openalex.org/W2002703587","https://openalex.org/W2980006224","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W1968329900","https://openalex.org/W3094426418","https://openalex.org/W2373066471","https://openalex.org/W2616418345","https://openalex.org/W1508811950","https://openalex.org/W2369375926"],"abstract_inverted_index":{"With":[0],"the":[1,4,24,42,65,71,76,81,86,94,98,102,110,114],"development":[2],"of":[3,26,45,75],"very":[5],"large":[6],"scale":[7],"integration":[8],"circuit":[9],"(VLSI),":[10],"multi-core":[11,57],"processors":[12],"have":[13],"been":[14],"developing":[15],"fast":[16],"and":[17,47,55,63,85,105,113],"provide":[18],"a":[19,35,53,119],"novel":[20],"approach":[21],"to":[22,38,70,92],"meet":[23,101],"requirements":[25],"modern":[27],"complex":[28,48],"computing.":[29],"Real-time":[30],"SAR":[31],"imaging":[32],"is":[33],"always":[34],"hard":[36],"problem":[37],"deal":[39],"with":[40],"since":[41],"huge":[43],"amount":[44],"data":[46],"processing.":[49],"Therefore,":[50],"we":[51],"design":[52,74],"schedulable":[54],"scalable":[56],"parallel":[58],"architecture":[59],"based":[60],"on":[61],"FPGA":[62,115],"map":[64],"fundamental":[66],"Chirp":[67],"Scaling":[68],"algorithm":[69],"system.":[72],"The":[73],"master":[77],"control":[78],"core":[79],"makes":[80],"system":[82,99],"highly":[83],"extensible":[84],"dedicated":[87],"computing":[88],"cores":[89],"are":[90],"designed":[91],"accelerate":[93],"process.":[95],"In":[96],"addition,":[97],"can":[100],"real-time":[103],"requirements,":[104],"it":[106],"performs":[107],"well":[108],"in":[109],"resource":[111],"utilization":[112],"chip":[116],"takes":[117],"up":[118],"small":[120],"space":[121],"as":[122],"well.":[123]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}