{"id":"https://openalex.org/W7140661602","doi":"https://doi.org/10.1109/ieeeconf67917.2025.11443656","title":"FPGA Implementation of Approximate Enumerative Sphere Shaping with Trellis Storage","display_name":"FPGA Implementation of Approximate Enumerative Sphere Shaping with Trellis Storage","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W7140661602","doi":"https://doi.org/10.1109/ieeeconf67917.2025.11443656"},"language":"en","primary_location":{"id":"doi:10.1109/ieeeconf67917.2025.11443656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf67917.2025.11443656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 59th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130665414","display_name":"Jasper Lagendijk","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jasper Lagendijk","raw_affiliation_strings":["Eindhoven University of Technology,Department of Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology,Department of Electrical Engineering","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125125826","display_name":"Yunus Can G\u00fcltekin","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Yunus Can G\u00fcltekin","raw_affiliation_strings":["Eindhoven University of Technology,Department of Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology,Department of Electrical Engineering","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060148074","display_name":"Alex Alvarado","orcid":"https://orcid.org/0000-0002-2172-3051"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Alex Alvarado","raw_affiliation_strings":["Eindhoven University of Technology,Department of Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology,Department of Electrical Engineering","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5128277471","display_name":"Alexios Balatsoukas-Stimming","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Alexios Balatsoukas-Stimming","raw_affiliation_strings":["Eindhoven University of Technology,Department of Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology,Department of Electrical Engineering","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.7888687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"998","last_page":"1004"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.28209999203681946,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.28209999203681946,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.2581999897956848,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.10980000346899033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/trellis","display_name":"Trellis (graph)","score":0.4569000005722046},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.38119998574256897},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.32580000162124634},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.31119999289512634}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6395000219345093},{"id":"https://openalex.org/C2781235587","wikidata":"https://www.wikidata.org/wiki/Q7838009","display_name":"Trellis (graph)","level":3,"score":0.4569000005722046},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3903999924659729},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.38119998574256897},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.32580000162124634},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.31119999289512634},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3052000105381012},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2946000099182129},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.28040000796318054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27720001339912415},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2502000033855438}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ieeeconf67917.2025.11443656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf67917.2025.11443656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 59th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/071c43c7-ad5d-4c77-bcab-caf46305376d","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/071c43c7-ad5d-4c77-bcab-caf46305376d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lagendijk, J, G\u00fcltekin, Y C, Alvarado, A & Balatsoukas-Stimming, A 2026, FPGA Implementation of Approximate Enumerative Sphere Shaping with Trellis Storage. in M B Matthews (ed.), 2025 59th Asilomar Conference on Signals, Systems, and Computers., 11443656, Institute of Electrical and Electronics Engineers, pp. 998-1004, 59th Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, United States, 26/10/25. https://doi.org/10.1109/IEEECONF67917.2025.11443656","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W627952176","https://openalex.org/W1749807555","https://openalex.org/W2062726191","https://openalex.org/W2098234850","https://openalex.org/W2103604544","https://openalex.org/W2112544308","https://openalex.org/W2115001548","https://openalex.org/W2118111203","https://openalex.org/W2124556524","https://openalex.org/W2296257523","https://openalex.org/W2885207443","https://openalex.org/W2891534397","https://openalex.org/W2936485326","https://openalex.org/W2964348228","https://openalex.org/W2972866479","https://openalex.org/W2984693532","https://openalex.org/W3009905114","https://openalex.org/W3028046196","https://openalex.org/W3084032392","https://openalex.org/W3089008945","https://openalex.org/W3097799179","https://openalex.org/W3126269950","https://openalex.org/W3192619677","https://openalex.org/W3212237982","https://openalex.org/W4297796376","https://openalex.org/W4386590708","https://openalex.org/W4390417607","https://openalex.org/W4396891611","https://openalex.org/W4407938725"],"related_works":[],"abstract_inverted_index":{"Probabilistic":[0],"amplitude":[1,25],"shaping":[2,26,81,114],"is":[3,28,46,78],"a":[4,62,73,117],"coded":[5],"modulation":[6],"technique":[7],"for":[8,80,126],"generating":[9],"shaped":[10],"inputs":[11],"necessary":[12],"to":[13,84,120,146],"achieve":[14],"the":[15,18,88,100,127,149],"capacity":[16,121],"of":[17,22,51,68,104,148],"Gaussian":[19],"channel.":[20],"One":[21],"these":[23],"probabilistic":[24],"algorithms":[27,125],"enumerative":[29,39,112],"sphere":[30,40,113],"shaping.":[31],"In":[32],"this":[33],"work,":[34],"we":[35,132],"implement":[36],"an":[37],"approximate":[38],"shaper":[41,64,136],"in":[42,102],"hardware.":[43],"Our":[44],"implementation":[45,95],"fully":[47],"pipelined":[48],"and":[49,108],"capable":[50],"producing":[52],"one":[53],"channel":[54],"input":[55],"symbol":[56],"per":[57,142],"clock":[58,76],"cycle":[59],"with":[60,72,96],"only":[61],"single":[63],"instance.":[65],"A":[66],"throughput":[67,141],"over":[69],"1.4":[70],"Gb/s":[71],"738":[74],"MHz":[75],"frequency":[77],"achieved":[79],"blocklengths":[82],"up":[83],"64":[85],"symbols":[86],"on":[87],"XCZU48DR":[89],"FPGA.":[90],"We":[91],"also":[92],"compare":[93],"our":[94,135],"four":[97],"implementations":[98],"from":[99],"literature":[101],"terms":[103],"resource":[105,143],"utilization,":[106],"throughput,":[107],"energy":[109],"gap.":[110],"The":[111],"algorithm":[115],"has":[116],"smaller":[118],"gap":[119],"than":[122],"all":[123],"competing":[124,150],"same":[128],"block":[129],"length.":[130],"Additionally,":[131],"show":[133],"that":[134],"achieves":[137],"similar":[138],"or":[139],"better":[140],"utilization":[144],"compared":[145],"most":[147],"algorithms.":[151]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-03-27T00:00:00"}