{"id":"https://openalex.org/W4409156518","doi":"https://doi.org/10.1109/ieeeconf60004.2024.10942905","title":"A RISC-V Hardware Accelerator for AW-SOM Machine Learning","display_name":"A RISC-V Hardware Accelerator for AW-SOM Machine Learning","publication_year":2024,"publication_date":"2024-10-27","ids":{"openalex":"https://openalex.org/W4409156518","doi":"https://doi.org/10.1109/ieeeconf60004.2024.10942905"},"language":"en","primary_location":{"id":"doi:10.1109/ieeeconf60004.2024.10942905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf60004.2024.10942905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 58th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055130345","display_name":"Lorenzo Canese","orcid":"https://orcid.org/0000-0002-7859-5150"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Lorenzo Canese","raw_affiliation_strings":["Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gian Carlo Cardarilli","raw_affiliation_strings":["Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Di Nunzio","raw_affiliation_strings":["Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093362636","display_name":"Riccardo La Cesa","orcid":"https://orcid.org/0009-0001-4978-4921"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo La Cesa","raw_affiliation_strings":["Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116925609","display_name":"Mariano Neroni","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mariano Neroni","raw_affiliation_strings":["MBDA Italia S.p.A,Rome,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MBDA Italia S.p.A,Rome,Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116925610","display_name":"Simone Pace","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Simone Pace","raw_affiliation_strings":["MBDA Italia S.p.A,Rome,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MBDA Italia S.p.A,Rome,Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044774713","display_name":"Sergio Span\u00f2","orcid":"https://orcid.org/0000-0002-8230-7211"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Span\u00f2","raw_affiliation_strings":["Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tor Vergata University of Rome,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.47279582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1906","last_page":"1910"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9674999713897705,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9674999713897705,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9639000296592712,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.963699996471405,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5444387793540955},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.44181716442108154},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35937535762786865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.343428373336792},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22830921411514282},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.15399765968322754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5444387793540955},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.44181716442108154},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35937535762786865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.343428373336792},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22830921411514282},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.15399765968322754}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ieeeconf60004.2024.10942905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf60004.2024.10942905","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 58th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/440643","is_oa":false,"landing_page_url":"https://hdl.handle.net/2108/440643","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307757","display_name":"Advanced Micro Devices","ror":"https://ror.org/04kd6c783"},{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"},{"id":"https://openalex.org/F7311471023","display_name":"NextGenerationEU","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W65738273","https://openalex.org/W2929406152","https://openalex.org/W3002246177","https://openalex.org/W3159032828","https://openalex.org/W4220848320","https://openalex.org/W4281864642","https://openalex.org/W4312090260","https://openalex.org/W4312786410","https://openalex.org/W4382541817","https://openalex.org/W4387078872","https://openalex.org/W4393380336","https://openalex.org/W4396594836","https://openalex.org/W4400447853","https://openalex.org/W4404057429"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W1993387723"],"abstract_inverted_index":{"We":[0,38],"propose":[1],"an":[2,43],"AW-SOM":[3],"algorithm":[4],"hardware":[5,53],"accelerator":[6,92],"for":[7,112],"RISC-V":[8],"processors.":[9],"Our":[10],"work":[11,29],"focuses":[12],"on":[13,73],"the":[14,20,27,31,40,74,79,84,89,95],"PULPino-based":[15],"Klessydra":[16],"fT-13":[17],"processor.":[18],"To":[19],"best":[21],"of":[22,52,60,70,88],"our":[23,91,107],"knowledge,":[24],"this":[25,36],"is":[26,110],"first":[28],"in":[30,42],"literature":[32],"that":[33,106],"deals":[34],"with":[35,48,67],"topic.":[37],"implemented":[39],"system":[41,80,109],"AMD-Xilinx":[44],"ZedBoard":[45],"development":[46],"board":[47],"a":[49,56],"small":[50],"amount":[51],"resources":[54],"and":[55,99,114,122],"limited":[57],"dynamic":[58],"power":[59],"1.66W.":[61],"The":[62,103],"data":[63],"obtained":[64],"are":[65],"compatible":[66],"future":[68],"implementations":[69],"other":[71],"accelerators":[72],"same":[75],"device":[76],"to":[77,83],"improve":[78],"functionality.":[81],"Compared":[82],"standard":[85],"software":[86],"version":[87],"algorithm,":[90],"can":[93],"accelerate":[94],"convergence":[96],"time":[97],"x11":[98],"save":[100],"87%":[101],"energy.":[102],"results":[104],"show":[105],"proposed":[108],"suitable":[111],"high-speed":[113],"low-energy":[115],"applications":[116],"such":[117],"as":[118],"edge":[119],"machine":[120],"learning":[121],"integrated":[123],"IoT":[124],"systems.":[125]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}