{"id":"https://openalex.org/W4323520910","doi":"https://doi.org/10.1109/ieeeconf56349.2022.10051852","title":"Hardware Performance of Complex Dot-Product Implementations","display_name":"Hardware Performance of Complex Dot-Product Implementations","publication_year":2022,"publication_date":"2022-10-31","ids":{"openalex":"https://openalex.org/W4323520910","doi":"https://doi.org/10.1109/ieeeconf56349.2022.10051852"},"language":"en","primary_location":{"id":"doi:10.1109/ieeeconf56349.2022.10051852","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/ieeeconf56349.2022.10051852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 56th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006876328","display_name":"Linda S. DeBrunner","orcid":"https://orcid.org/0000-0001-9926-8602"},"institutions":[{"id":"https://openalex.org/I103163165","display_name":"Florida State University","ror":"https://ror.org/05g3dte14","country_code":"US","type":"education","lineage":["https://openalex.org/I103163165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linda S. DeBrunner","raw_affiliation_strings":["Florida State University,Department of Electrical & Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Florida State University,Department of Electrical & Computer Engineering","institution_ids":["https://openalex.org/I103163165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035366862","display_name":"Victor DeBrunner","orcid":"https://orcid.org/0000-0003-2198-2552"},"institutions":[{"id":"https://openalex.org/I103163165","display_name":"Florida State University","ror":"https://ror.org/05g3dte14","country_code":"US","type":"education","lineage":["https://openalex.org/I103163165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Victor DeBrunner","raw_affiliation_strings":["Florida State University,Department of Electrical & Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Florida State University,Department of Electrical & Computer Engineering","institution_ids":["https://openalex.org/I103163165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I103163165"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22138768,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dot-product","display_name":"Dot product","score":0.8871978521347046},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7247264385223389},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.701978862285614},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.675878643989563},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6590762734413147},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6344763040542603},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.5503978133201599},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.523308277130127},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3810654878616333},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3776727020740509},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34804266691207886},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3385241627693176},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32190388441085815},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.29410290718078613},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29384320974349976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2873823344707489},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11960136890411377},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10108011960983276}],"concepts":[{"id":"https://openalex.org/C32900221","wikidata":"https://www.wikidata.org/wiki/Q181365","display_name":"Dot product","level":2,"score":0.8871978521347046},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7247264385223389},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.701978862285614},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.675878643989563},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6590762734413147},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6344763040542603},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.5503978133201599},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.523308277130127},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3810654878616333},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3776727020740509},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34804266691207886},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3385241627693176},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32190388441085815},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.29410290718078613},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29384320974349976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2873823344707489},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11960136890411377},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10108011960983276},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ieeeconf56349.2022.10051852","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/ieeeconf56349.2022.10051852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 56th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2085767481","https://openalex.org/W2117053197","https://openalex.org/W3205470954"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W2389325540","https://openalex.org/W3011158618","https://openalex.org/W2381710881","https://openalex.org/W316086783","https://openalex.org/W2377412115","https://openalex.org/W567982934","https://openalex.org/W2111408175","https://openalex.org/W4312121077"],"abstract_inverted_index":{"Dot-product":[0],"computations":[1],"are":[2],"at":[3],"the":[4,12,16,22,36,44,71,75,97],"heart":[5],"of":[6,18,24,38,46,74,99],"most":[7],"signal":[8],"processing":[9],"algorithms.":[10,80],"Often,":[11],"distinction":[13],"between":[14],"computing":[15],"dot-products":[17],"complex":[19,48,90],"numbers":[20,26],"and":[21,56,77],"dotproducts":[23],"real":[25,40,102],"is":[27],"not":[28],"considered":[29],"to":[30,43,53,70],"be":[31],"significant.":[32],"We":[33],"will":[34,92],"compare":[35],"computation":[37,45],"a":[39,47,89,100],"valued":[41,49,103],"dot-product":[42,50],"with":[51,68],"respect":[52,69],"space,":[54],"time,":[55],"accuracy":[57],"using":[58],"Verilog/VHDL":[59],"simulation":[60],"tools.":[61],"From":[62],"these":[63,85],"implementations,":[64],"we":[65],"draw":[66],"conclusions":[67],"hardware":[72],"implementation":[73],"DFT":[76,91],"similar":[78],"DSP":[79],"Based":[81],"on":[82],"our":[83],"investigations,":[84],"ideas":[86],"indicate":[87],"that":[88],"require":[93],"about":[94],"3.9":[95],"times":[96],"area":[98],"natively":[101],"DFT.":[104]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}