{"id":"https://openalex.org/W3171106907","doi":"https://doi.org/10.1109/ieeeconf51394.2020.9443498","title":"An Architecture for Improving Variable Radix Real and Complex Division Using Recurrence Division","display_name":"An Architecture for Improving Variable Radix Real and Complex Division Using Recurrence Division","publication_year":2020,"publication_date":"2020-11-01","ids":{"openalex":"https://openalex.org/W3171106907","doi":"https://doi.org/10.1109/ieeeconf51394.2020.9443498","mag":"3171106907"},"language":"en","primary_location":{"id":"doi:10.1109/ieeeconf51394.2020.9443498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf51394.2020.9443498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 54th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033770307","display_name":"James E. Stine","orcid":"https://orcid.org/0000-0001-8767-390X"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James E. Stine","raw_affiliation_strings":["School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, Oklahoma"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, Oklahoma","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004115757","display_name":"M.D. Ercegovac","orcid":"https://orcid.org/0009-0009-4359-0876"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Milos D. Ercegovac","raw_affiliation_strings":["Computer Science Department, University of California at Los Angeles, Los Angeles, California, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California at Los Angeles, Los Angeles, California, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046395330","display_name":"Jean\u2010Michel Muller","orcid":"https://orcid.org/0000-0003-3588-0047"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I113428412","display_name":"\u00c9cole Normale Sup\u00e9rieure de Lyon","ror":"https://ror.org/04zmssz18","country_code":"FR","type":"education","lineage":["https://openalex.org/I113428412","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Michel Muller","raw_affiliation_strings":["CNRS-Laboratoire LIP (CNRS, ENS Lyon, Inria, UCBL), Ecole Normale Sup\u00e9rieure de Lyon, France"],"affiliations":[{"raw_affiliation_string":"CNRS-Laboratoire LIP (CNRS, ENS Lyon, Inria, UCBL), Ecole Normale Sup\u00e9rieure de Lyon, France","institution_ids":["https://openalex.org/I100532134","https://openalex.org/I1326498283","https://openalex.org/I1294671590","https://openalex.org/I113428412"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033770307"],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24596871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5559","issue":null,"first_page":"529","last_page":"533"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.8861574530601501},{"id":"https://openalex.org/keywords/radix","display_name":"Radix (gastropod)","score":0.755655825138092},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7049561738967896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6783535480499268},{"id":"https://openalex.org/keywords/division-algorithm","display_name":"Division algorithm","score":0.6019847989082336},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44780904054641724},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.4411756694316864},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4386010766029358},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40029072761535645},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2306111752986908}],"concepts":[{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.8861574530601501},{"id":"https://openalex.org/C2779091547","wikidata":"https://www.wikidata.org/wiki/Q287565","display_name":"Radix (gastropod)","level":2,"score":0.755655825138092},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7049561738967896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6783535480499268},{"id":"https://openalex.org/C190715199","wikidata":"https://www.wikidata.org/wiki/Q3526714","display_name":"Division algorithm","level":3,"score":0.6019847989082336},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44780904054641724},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.4411756694316864},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4386010766029358},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40029072761535645},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2306111752986908},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ieeeconf51394.2020.9443498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf51394.2020.9443498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 54th Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1571316016","https://openalex.org/W1601585824","https://openalex.org/W1963994066","https://openalex.org/W1975810379","https://openalex.org/W1980793120","https://openalex.org/W1981438242","https://openalex.org/W2044915798","https://openalex.org/W2048436959","https://openalex.org/W2061499960","https://openalex.org/W2080833979","https://openalex.org/W2095455593","https://openalex.org/W2099662985","https://openalex.org/W2124998302","https://openalex.org/W2131256658","https://openalex.org/W2160751836","https://openalex.org/W2161439686","https://openalex.org/W2161815941","https://openalex.org/W2162207288","https://openalex.org/W2165533751","https://openalex.org/W2783444794","https://openalex.org/W2963145956","https://openalex.org/W3013456511","https://openalex.org/W6670873088"],"related_works":["https://openalex.org/W2087502554","https://openalex.org/W2388178587","https://openalex.org/W13027601","https://openalex.org/W2162724120","https://openalex.org/W3118522067","https://openalex.org/W1618607655","https://openalex.org/W1601585824","https://openalex.org/W1977244761","https://openalex.org/W2094996819","https://openalex.org/W2420477268"],"abstract_inverted_index":{"This":[0,21],"paper":[1],"shows":[2],"the":[3,19,26,43],"details":[4],"of":[5,8,18,25,50],"an":[6],"implementation":[7,22,77],"variable":[9],"radix":[10,40],"floating-point":[11],"complex":[12],"division":[13,32,65],"based":[14],"on":[15],"previous":[16],"implementations":[17],"algorithm.":[20],"takes":[23],"advantage":[24],"easier":[27],"prescaling":[28],"offered":[29],"by":[30],"low-radix":[31],"and":[33,93],"recodes":[34],"it":[35],"as":[36,73,75],"necessary":[37],"for":[38,79],"higher":[39],"iterations":[41],"throughout":[42],"design.":[44],"This,":[45],"along":[46],"with":[47],"proper":[48],"use":[49],"redundant":[51],"digit":[52],"sets,":[53],"allows":[54],"us":[55],"to":[56,62,68],"significantly":[57],"altar":[58],"performance":[59],"characteristics":[60],"relative":[61],"exclusively":[63],"high-radix":[64],"implementations.":[66],"Comparisons":[67],"existing":[69],"architectures":[70],"are":[71,83],"shown,":[72],"well":[74],"common":[76],"optimizations":[78],"future":[80],"iterations.":[81],"Results":[82],"given":[84],"in":[85],"cmos32soi":[86],"32nm":[87],"MTCMOS":[88],"technology":[89],"using":[90],"ARM-based":[91],"standard-cells":[92],"commercial":[94],"EDA":[95],"toolsets.":[96]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
