{"id":"https://openalex.org/W3013013881","doi":"https://doi.org/10.1109/ieeeconf44664.2019.9048968","title":"A Common Recursive Form for Multiple Fundamental Arithmetic Operators and its Automated Synthesis","display_name":"A Common Recursive Form for Multiple Fundamental Arithmetic Operators and its Automated Synthesis","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3013013881","doi":"https://doi.org/10.1109/ieeeconf44664.2019.9048968","mag":"3013013881"},"language":"en","primary_location":{"id":"doi:10.1109/ieeeconf44664.2019.9048968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf44664.2019.9048968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062938524","display_name":"S\u00e9bastien Roy","orcid":"https://orcid.org/0000-0002-1262-9485"},"institutions":[{"id":"https://openalex.org/I135117807","display_name":"Universit\u00e9 de Sherbrooke","ror":"https://ror.org/00kybxq39","country_code":"CA","type":"education","lineage":["https://openalex.org/I135117807"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S\u00e9bastien Roy","raw_affiliation_strings":["Université de Sherbrooke,Département de génie électrique et de génie informatique,Sherbrooke,Qu\u00e9bec,Canada","D\u00e9partement de g\u00e9nie \u00e9lectrique et de g\u00e9nie informatique, Universit\u00e9 de Sherbrooke, Sherbrooke, Qu??bec, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université de Sherbrooke,Département de génie électrique et de génie informatique,Sherbrooke,Qu\u00e9bec,Canada","institution_ids":["https://openalex.org/I135117807"]},{"raw_affiliation_string":"D\u00e9partement de g\u00e9nie \u00e9lectrique et de g\u00e9nie informatique, Universit\u00e9 de Sherbrooke, Sherbrooke, Qu??bec, Canada","institution_ids":["https://openalex.org/I135117807"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111784871","display_name":"Fr\u00e9d\u00e9ric Mailhot","orcid":null},"institutions":[{"id":"https://openalex.org/I135117807","display_name":"Universit\u00e9 de Sherbrooke","ror":"https://ror.org/00kybxq39","country_code":"CA","type":"education","lineage":["https://openalex.org/I135117807"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric Mailhot","raw_affiliation_strings":["Université de Sherbrooke,Département de génie électrique et de génie informatique,Sherbrooke,Qu\u00e9bec,Canada","D\u00e9partement de g\u00e9nie \u00e9lectrique et de g\u00e9nie informatique, Universit\u00e9 de Sherbrooke, Sherbrooke, Qu??bec, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université de Sherbrooke,Département de génie électrique et de génie informatique,Sherbrooke,Qu\u00e9bec,Canada","institution_ids":["https://openalex.org/I135117807"]},{"raw_affiliation_string":"D\u00e9partement de g\u00e9nie \u00e9lectrique et de g\u00e9nie informatique, Universit\u00e9 de Sherbrooke, Sherbrooke, Qu??bec, Canada","institution_ids":["https://openalex.org/I135117807"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135117807"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.27705149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1631","last_page":"1638"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6578806638717651},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6008952856063843},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5876551866531372},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5624368190765381},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5028113722801208},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4398563802242279},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.42681989073753357},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3249226212501526},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.32224202156066895},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3197411298751831},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2806878089904785},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2690076231956482},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2686377763748169}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6578806638717651},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6008952856063843},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5876551866531372},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5624368190765381},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5028113722801208},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4398563802242279},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.42681989073753357},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3249226212501526},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.32224202156066895},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3197411298751831},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2806878089904785},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2690076231956482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2686377763748169},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ieeeconf44664.2019.9048968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf44664.2019.9048968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W1986198459","https://openalex.org/W2008284187","https://openalex.org/W2015309039","https://openalex.org/W2121844931","https://openalex.org/W2122048828","https://openalex.org/W2131647018","https://openalex.org/W2139874893","https://openalex.org/W2143462372","https://openalex.org/W2145285494","https://openalex.org/W2147847555","https://openalex.org/W2151101009","https://openalex.org/W2159120372","https://openalex.org/W2168543008","https://openalex.org/W2311038548","https://openalex.org/W2477990578"],"related_works":["https://openalex.org/W2111408175","https://openalex.org/W2999386785","https://openalex.org/W1748531671","https://openalex.org/W2115658098","https://openalex.org/W2338946124","https://openalex.org/W1555025092","https://openalex.org/W2164807290","https://openalex.org/W2332122163","https://openalex.org/W2363829830","https://openalex.org/W4253916831"],"abstract_inverted_index":{"The":[0,90],"common":[1,62],"recursive":[2,32,56],"structure":[3,33,57],"of":[4,7,46,133,142],"a":[5,28],"number":[6],"basic":[8],"arithmetic":[9,63],"operators":[10,106],"is":[11,58],"investigated.":[12],"Previously,":[13],"it":[14],"was":[15],"shown":[16],"that":[17,54],"fully":[18],"combinational":[19],"leading-digit":[20],"N-bit":[21],"detector":[22],"circuits":[23,99],"could":[24,136],"be":[25,78,94,137],"generated":[26],"with":[27],"simple":[29],"dyadic":[30],"tree":[31],"having":[34],"minimal":[35],"complexity,":[36],"regular":[37],"and":[38,41,43,69,81,120],"low":[39],"fan-in":[40],"fan-out":[42],"log2(N)":[44],"stages":[45],"delay":[47],"for":[48,117],"all":[49],"outputs.":[50],"Here,":[51],"we":[52],"show":[53],"this":[55],"shared":[59],"by":[60],"many":[61],"functions,":[64],"including":[65],"comparison,":[66],"incrementation,":[67],"decrementation,":[68],"fast":[70],"parallel-prefix":[71],"adder.":[72],"This":[73,131],"enables":[74],"said":[75,129],"functions":[76],"to":[77,96,104,127],"described":[79],"simply":[80],"parametrically":[82],"in":[83,125,139],"VHDL":[84],"or":[85,153],"Verilog":[86],"using":[87],"structural":[88],"recursion.":[89],"commonality":[91],"can":[92],"also":[93],"leveraged":[95],"design":[97,141],"multi-function":[98],"which":[100],"are":[101,123],"advantageous":[102],"compared":[103],"separate":[105],"chosen":[107],"through":[108],"multiplexers":[109],"in,":[110],"e.g.,":[111],"arithmetic-logic":[112,145],"units.":[113],"Preliminary":[114],"synthesis":[115],"results":[116],"both":[118],"FPGA":[119],"digital":[121,150],"CMOS":[122],"provided":[124],"order":[126],"characterize":[128],"benefits.":[130],"type":[132],"multifunction":[134],"circuit":[135],"employed":[138],"the":[140],"fast,":[143],"low-complexity":[144],"units":[146],"(ALUs)":[147],"inside":[148],"microprocessors,":[149],"signal":[151],"processors,":[152],"application-specific":[154],"system-on-chip":[155],"(SoC)":[156],"designs.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}