{"id":"https://openalex.org/W3013795476","doi":"https://doi.org/10.1109/ieeeconf44664.2019.9048878","title":"A Parameterized and Minimal Resource Soft Processor for Programmable Logic","display_name":"A Parameterized and Minimal Resource Soft Processor for Programmable Logic","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3013795476","doi":"https://doi.org/10.1109/ieeeconf44664.2019.9048878","mag":"3013795476"},"language":"en","primary_location":{"id":"doi:10.1109/ieeeconf44664.2019.9048878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf44664.2019.9048878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022775753","display_name":"Christopher L. Felton","orcid":"https://orcid.org/0000-0002-6943-7986"},"institutions":[{"id":"https://openalex.org/I4210125099","display_name":"Mayo Clinic in Arizona","ror":"https://ror.org/03jp40720","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I1330342723","https://openalex.org/I4210125099"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Christopher L. Felton","raw_affiliation_strings":["Mayo Clinic, Rochester, MN, USA"],"affiliations":[{"raw_affiliation_string":"Mayo Clinic, Rochester, MN, USA","institution_ids":["https://openalex.org/I4210125099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005717479","display_name":"Barry K. Gilbert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125099","display_name":"Mayo Clinic in Arizona","ror":"https://ror.org/03jp40720","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I1330342723","https://openalex.org/I4210125099"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Barry K. Gilbert","raw_affiliation_strings":["Mayo Clinic, Rochester, MN, USA"],"affiliations":[{"raw_affiliation_string":"Mayo Clinic, Rochester, MN, USA","institution_ids":["https://openalex.org/I4210125099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051278816","display_name":"Clifton R. Haider","orcid":"https://orcid.org/0000-0002-5869-432X"},"institutions":[{"id":"https://openalex.org/I4210125099","display_name":"Mayo Clinic in Arizona","ror":"https://ror.org/03jp40720","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I1330342723","https://openalex.org/I4210125099"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clifton R. Haider","raw_affiliation_strings":["Mayo Clinic, Rochester, MN, USA"],"affiliations":[{"raw_affiliation_string":"Mayo Clinic, Rochester, MN, USA","institution_ids":["https://openalex.org/I4210125099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022775753"],"corresponding_institution_ids":["https://openalex.org/I4210125099"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.22488912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1601","last_page":"1605"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7329851388931274},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7279150485992432},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6937919855117798},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.6460963487625122},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.6303480863571167},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5644996762275696},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5577307343482971},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5090932250022888},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5086537003517151},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.498854398727417},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.4947356879711151},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4764802157878876},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.4640326499938965},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.458355575799942},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.43459251523017883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43383997678756714},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.42907214164733887},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3946574628353119},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3230990767478943},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2295995056629181},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1759931743144989},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.17051175236701965},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.11777463555335999},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09056681394577026}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7329851388931274},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7279150485992432},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6937919855117798},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6460963487625122},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.6303480863571167},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5644996762275696},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5577307343482971},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5090932250022888},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5086537003517151},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.498854398727417},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.4947356879711151},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4764802157878876},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.4640326499938965},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.458355575799942},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.43459251523017883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43383997678756714},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.42907214164733887},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3946574628353119},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3230990767478943},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2295995056629181},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1759931743144989},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.17051175236701965},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.11777463555335999},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09056681394577026}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ieeeconf44664.2019.9048878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf44664.2019.9048878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W576364895","https://openalex.org/W1513611772","https://openalex.org/W1555915743","https://openalex.org/W2011301426","https://openalex.org/W2048929744","https://openalex.org/W2109010302","https://openalex.org/W2116556237","https://openalex.org/W2117225843","https://openalex.org/W2124432497","https://openalex.org/W2157364933","https://openalex.org/W2160496387","https://openalex.org/W2557409653","https://openalex.org/W2570144182","https://openalex.org/W2612093424","https://openalex.org/W2790733059","https://openalex.org/W2798836447","https://openalex.org/W4232601010","https://openalex.org/W6737776912","https://openalex.org/W6835580524"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W3022525969","https://openalex.org/W2014165129","https://openalex.org/W1904803855","https://openalex.org/W2054740893","https://openalex.org/W2466591189"],"abstract_inverted_index":{"Incorporating":[0],"a":[1,5,10,19,36,44,65],"soft":[2,39,73],"processor":[3,40],"in":[4,64],"programmable":[6,12],"logic":[7,24,47],"system,":[8],"e.g.":[9],"field":[11],"gate":[13],"array":[14],"(FPGA),":[15],"often":[16],"requires":[17],"using":[18],"substantial":[20],"percentage":[21],"of":[22,60],"the":[23,61,82],"cells":[25],"(LC),":[26],"notably":[27],"on":[28],"low-power":[29,68],"devices.":[30],"In":[31],"this":[32],"work":[33],"we":[34],"present":[35],"32-bit":[37],"RISC-V":[38],"design":[41,51],"that":[42],"uses":[43],"serial":[45],"arithmetic":[46],"unit":[48],"(ALU).":[49],"The":[50],"can":[52],"be":[53],"configured":[54],"to":[55,81],"use":[56],"less":[57],"than":[58],"5%":[59],"LC":[62,67],"resources":[63],"5K":[66],"FPGA":[69],"device.":[70],"Small":[71],"occupancy":[72],"processors":[74],"enable":[75],"complex":[76],"control":[77],"and":[78,85],"ancillary":[79],"support":[80],"principal":[83],"processing":[84],"transport":[86],"paths.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}