{"id":"https://openalex.org/W3013295790","doi":"https://doi.org/10.1109/ieeeconf44664.2019.9048700","title":"A Design Framework for Invertible Logic","display_name":"A Design Framework for Invertible Logic","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3013295790","doi":"https://doi.org/10.1109/ieeeconf44664.2019.9048700","mag":"3013295790"},"language":"en","primary_location":{"id":"doi:10.1109/ieeeconf44664.2019.9048700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf44664.2019.9048700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://tohoku.repo.nii.ac.jp/records/133458","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049740452","display_name":"Naoya Onizawa","orcid":"https://orcid.org/0000-0002-4855-7081"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"N. Onizawa","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021012236","display_name":"Kaito Nishino","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Nishino","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031182338","display_name":"Sean C. Smithson","orcid":"https://orcid.org/0000-0002-9883-1093"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Smithson","raw_affiliation_strings":["McGill University,Department of Electrical and Computer Engineering,Canada","Department of Electrical and Computer Engineering, McGill University, Canada"],"affiliations":[{"raw_affiliation_string":"McGill University,Department of Electrical and Computer Engineering,Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034701871","display_name":"Brett H. Meyer","orcid":"https://orcid.org/0000-0002-6650-3298"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"B. Meyer","raw_affiliation_strings":["McGill University,Department of Electrical and Computer Engineering,Canada","Department of Electrical and Computer Engineering, McGill University, Canada"],"affiliations":[{"raw_affiliation_string":"McGill University,Department of Electrical and Computer Engineering,Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600002","display_name":"Warren J. Gross","orcid":"https://orcid.org/0000-0002-6226-6037"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"W. Gross","raw_affiliation_strings":["McGill University,Department of Electrical and Computer Engineering,Canada","Department of Electrical and Computer Engineering, McGill University, Canada"],"affiliations":[{"raw_affiliation_string":"McGill University,Department of Electrical and Computer Engineering,Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025520422","display_name":"Hitoshi Yamagata","orcid":"https://orcid.org/0000-0001-7870-0769"},"institutions":[{"id":"https://openalex.org/I1320697193","display_name":"Canon (Japan)","ror":"https://ror.org/05gg0gh87","country_code":"JP","type":"company","lineage":["https://openalex.org/I1320697193"]},{"id":"https://openalex.org/I4399598468","display_name":"Canon Medical Systems Corporation (Japan)","ror":"https://ror.org/01qpswk97","country_code":null,"type":"company","lineage":["https://openalex.org/I4399598468"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yamagata","raw_affiliation_strings":["Canon Medical Systems Corp.,Advanced Research Laboratory,Japan","Advanced Research Laboratory, Canon Medical Systems Corp., Japan"],"affiliations":[{"raw_affiliation_string":"Canon Medical Systems Corp.,Advanced Research Laboratory,Japan","institution_ids":["https://openalex.org/I1320697193"]},{"raw_affiliation_string":"Advanced Research Laboratory, Canon Medical Systems Corp., Japan","institution_ids":["https://openalex.org/I1320697193","https://openalex.org/I4399598468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120698603","display_name":"Hiroyuki Fujita","orcid":"https://orcid.org/0009-0008-8400-6122"},"institutions":[{"id":"https://openalex.org/I1320697193","display_name":"Canon (Japan)","ror":"https://ror.org/05gg0gh87","country_code":"JP","type":"company","lineage":["https://openalex.org/I1320697193"]},{"id":"https://openalex.org/I4399598468","display_name":"Canon Medical Systems Corporation (Japan)","ror":"https://ror.org/01qpswk97","country_code":null,"type":"company","lineage":["https://openalex.org/I4399598468"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Fujita","raw_affiliation_strings":["Canon Medical Systems Corp.,Advanced Research Laboratory,Japan","Advanced Research Laboratory, Canon Medical Systems Corp., Japan"],"affiliations":[{"raw_affiliation_string":"Canon Medical Systems Corp.,Advanced Research Laboratory,Japan","institution_ids":["https://openalex.org/I1320697193"]},{"raw_affiliation_string":"Advanced Research Laboratory, Canon Medical Systems Corp., Japan","institution_ids":["https://openalex.org/I1320697193","https://openalex.org/I4399598468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hanyu","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","Research Institute of Electrical Communication, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5049740452"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.242,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58545557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"312","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7081841826438904},{"id":"https://openalex.org/keywords/invertible-matrix","display_name":"Invertible matrix","score":0.595118522644043},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5874931812286377},{"id":"https://openalex.org/keywords/stochastic-computing","display_name":"Stochastic computing","score":0.5766953825950623},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5429285764694214},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5387199521064758},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4605104327201843},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38955265283584595},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.378913938999176},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3319541811943054},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.2822329103946686},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19328665733337402}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7081841826438904},{"id":"https://openalex.org/C96442724","wikidata":"https://www.wikidata.org/wiki/Q242188","display_name":"Invertible matrix","level":2,"score":0.595118522644043},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5874931812286377},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.5766953825950623},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5429285764694214},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5387199521064758},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4605104327201843},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38955265283584595},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.378913938999176},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3319541811943054},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2822329103946686},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19328665733337402},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ieeeconf44664.2019.9048700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ieeeconf44664.2019.9048700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00918:0004839253","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/133458","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society","raw_type":"journal article"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:00918:0004839253","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/133458","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society","raw_type":"journal article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1980314119","https://openalex.org/W2010588734","https://openalex.org/W2019751845","https://openalex.org/W2023501952","https://openalex.org/W2077344647","https://openalex.org/W2098470668","https://openalex.org/W2131239166","https://openalex.org/W2151770284","https://openalex.org/W2219959730","https://openalex.org/W2583326088","https://openalex.org/W2593865516","https://openalex.org/W2612399505","https://openalex.org/W2754776436","https://openalex.org/W2772380332","https://openalex.org/W2775262025","https://openalex.org/W2909009822","https://openalex.org/W2913721978","https://openalex.org/W2962841716","https://openalex.org/W3099654842","https://openalex.org/W3099679779","https://openalex.org/W3100863707","https://openalex.org/W3163980145"],"related_works":["https://openalex.org/W2909009822","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2766377030","https://openalex.org/W2041787842"],"abstract_inverted_index":{"Invertible":[0],"logic":[1,41],"using":[2,78],"a":[3,34,52,75,86,107],"probabilistic":[4],"magnetoresistive":[5],"device":[6,65],"model":[7,66],"has":[8],"been":[9],"recently":[10],"presented":[11],"that":[12],"can":[13],"operate":[14],"in":[15,73],"bidirectional":[16],"ways":[17],"and":[18,26],"solve":[19],"several":[20],"problems":[21],"quickly,":[22],"such":[23],"as":[24,63],"factorization":[25],"combinational":[27],"optimization.":[28],"In":[29,61],"this":[30],"paper,":[31],"we":[32],"present":[33],"design":[35],"framework":[36,94],"for":[37],"large-":[38],"scale":[39],"invertible":[40,97],"circuits.":[42],"Our":[43],"approach":[44],"makes":[45],"use":[46],"of":[47,59],"linear":[48],"programming":[49],"to":[50],"create":[51],"Hamiltonian":[53],"library":[54],"with":[55],"the":[56,64,79],"minimum":[57],"number":[58],"nodes.":[60],"addition,":[62],"is":[67,83],"approximated":[68],"based":[69],"on":[70,95],"stochastic":[71],"computing":[72],"SystemVerilog,":[74],"faster":[76,104],"simulation":[77,105],"compiled":[80],"SystemC":[81],"binary":[82],"realized":[84],"than":[85,106],"conventional":[87,108],"SPICE-level":[88],"simulation.":[89],"We":[90],"have":[91],"evaluated":[92],"our":[93],"designing":[96],"multipliers,":[98],"which":[99],"realizes":[100],"almost":[101],"5":[102],"order-of-magnitude":[103],"method.":[109]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}