{"id":"https://openalex.org/W3098416058","doi":"https://doi.org/10.1109/iecon43393.2020.9255343","title":"Post-Silicon Validation Methodology for Resource-Constrained Neuromorphic Hardware","display_name":"Post-Silicon Validation Methodology for Resource-Constrained Neuromorphic Hardware","publication_year":2020,"publication_date":"2020-10-18","ids":{"openalex":"https://openalex.org/W3098416058","doi":"https://doi.org/10.1109/iecon43393.2020.9255343","mag":"3098416058"},"language":"en","primary_location":{"id":"doi:10.1109/iecon43393.2020.9255343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon43393.2020.9255343","pdf_url":null,"source":{"id":"https://openalex.org/S4363608618","display_name":"IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081835724","display_name":"Yun Kwan Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yun Kwan Lee","raw_affiliation_strings":["Institute of Microelectronics (IME), A*STAR, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics (IME), A*STAR, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036682724","display_name":"Vishnu P. Nambiar","orcid":"https://orcid.org/0000-0001-5570-5911"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Vishnu P. Nambiar","raw_affiliation_strings":["Institute of Microelectronics (IME), A*STAR, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics (IME), A*STAR, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024625076","display_name":"Kim Seng Goh","orcid":null},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kim Seng Goh","raw_affiliation_strings":["Institute of Microelectronics (IME), A*STAR, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics (IME), A*STAR, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101615706","display_name":"Anh Tuan","orcid":"https://orcid.org/0000-0002-8320-6818"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anh Tuan Do","raw_affiliation_strings":["Institute of Microelectronics (IME), A*STAR, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics (IME), A*STAR, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20947283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3836","last_page":"3840"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8638125061988831},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8070892691612244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6967973113059998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6652960777282715},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5369088649749756},{"id":"https://openalex.org/keywords/synaptic-weight","display_name":"Synaptic weight","score":0.5257421731948853},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.513396143913269},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49145495891571045},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48647210001945496},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42500361800193787},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.41732877492904663},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3549720346927643},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1789819598197937},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1391543745994568},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09754356741905212},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09728491306304932}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8638125061988831},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8070892691612244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6967973113059998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6652960777282715},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5369088649749756},{"id":"https://openalex.org/C66949984","wikidata":"https://www.wikidata.org/wiki/Q7662043","display_name":"Synaptic weight","level":3,"score":0.5257421731948853},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.513396143913269},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49145495891571045},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48647210001945496},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42500361800193787},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.41732877492904663},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3549720346927643},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1789819598197937},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1391543745994568},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09754356741905212},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09728491306304932},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iecon43393.2020.9255343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon43393.2020.9255343","pdf_url":null,"source":{"id":"https://openalex.org/S4363608618","display_name":"IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W32628332","https://openalex.org/W585890274","https://openalex.org/W1490819086","https://openalex.org/W2401075645","https://openalex.org/W2736603967","https://openalex.org/W2758890023","https://openalex.org/W2827033417","https://openalex.org/W2896254771","https://openalex.org/W2912819502","https://openalex.org/W2918292551","https://openalex.org/W2943288550","https://openalex.org/W3008838787","https://openalex.org/W3023194157","https://openalex.org/W3023904650","https://openalex.org/W4289422228"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"With":[0],"the":[1,12,15,52,75,116,130,133,156,159],"semiconductor":[2],"industry":[3],"moving":[4],"towards":[5],"smaller":[6],"and":[7,32,42,111,151,175],"more":[8],"advanced":[9],"process":[10],"nodes,":[11],"reliability":[13],"of":[14,54,68,77],"fabricated":[16],"system-on-chips":[17],"(SoCs)":[18],"has":[19],"become":[20],"a":[21,84,89,107],"significant":[22],"problem,":[23],"although":[24],"it":[25,82],"can":[26],"be":[27,66],"mitigated":[28],"by":[29],"proper":[30],"verification":[31],"validation":[33,94,109],"methodologies.":[34],"Typical":[35],"neuromorphic":[36,61,122],"SoC":[37],"chips":[38],"are":[39],"resource":[40],"constrained":[41],"have":[43],"very":[44],"low":[45],"power":[46],"envelopes,":[47],"pushing":[48],"designers":[49],"to":[50,74,87,113,149,165,168],"forego":[51],"integration":[53],"onchip":[55],"debug":[56,71,147],"circuits.":[57],"Futhermore,":[58],"these":[59],"specialized":[60,145],"SoCs":[62],"may":[63],"not":[64,142],"even":[65],"capable":[67],"supporting":[69],"memory":[70,79],"circuits":[72,148],"due":[73],"inclusion":[76],"novel":[78],"types.":[80],"Hence,":[81],"is":[83],"huge":[85],"challenge":[86],"execute":[88],"comprehensive":[90],"system":[91],"level":[92],"post-silicon":[93,108],"suite":[95],"on":[96,128,132,155],"such":[97],"chips,":[98],"while":[99],"aiding":[100],"debugging":[101],"efforts":[102],"reliably.":[103],"This":[104],"paper":[105],"presents":[106],"methodology":[110,140],"algorithm":[112],"test":[114,157],"all":[115,169],"neurocores":[117],"within":[118],"our":[119],"custom":[120,160],"designed":[121],"processing":[123],"unit":[124],"(NPU)":[125],"chip,":[126],"focused":[127],"pinpointing":[129],"faults":[131],"synaptic":[134],"weight":[135],"storage":[136],"elements.":[137],"The":[138],"described":[139],"does":[141],"require":[143],"any":[144],"built-in":[146],"infer":[150],"detect":[152],"faults.":[153],"Based":[154],"results,":[158],"NPU":[161],"chip":[162],"was":[163],"able":[164],"respond":[166],"accordingly":[167],"performed":[170],"tests":[171],"under":[172],"optimal":[173],"voltage":[174],"frequency":[176],"conditions.":[177]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}