{"id":"https://openalex.org/W2906709548","doi":"https://doi.org/10.1109/iecon.2018.8591256","title":"Modular Multi-level Converter Hardware-in-the-Loop Simulation on low-cost System-on-Chip devices","display_name":"Modular Multi-level Converter Hardware-in-the-Loop Simulation on low-cost System-on-Chip devices","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2906709548","doi":"https://doi.org/10.1109/iecon.2018.8591256","mag":"2906709548"},"language":"en","primary_location":{"id":"doi:10.1109/iecon.2018.8591256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2018.8591256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-03271454","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077599063","display_name":"Daniel Tormo","orcid":"https://orcid.org/0000-0002-7770-7237"},"institutions":[{"id":"https://openalex.org/I4210136613","display_name":"Laboratoire des syst\u00e8mes et applications des technologies de l'information et de l'\u00e9nergie","ror":"https://ror.org/03vam5b06","country_code":"FR","type":"facility","lineage":["https://openalex.org/I11559806","https://openalex.org/I124158823","https://openalex.org/I1294671590","https://openalex.org/I277688954","https://openalex.org/I277688954","https://openalex.org/I4210134562","https://openalex.org/I4210136613","https://openalex.org/I4210142324","https://openalex.org/I4210154111"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Tormo","raw_affiliation_strings":["Laboratoire SATIE, Universit\u00e9 de Cergy-Pontoise, Cergy-Pontoise, France","CY - CY Cergy Paris Universit\u00e9 (33 boulevard du port, 95015 Cergy-Pontoise Cedex - France)","SATIE - Syst\u00e8mes et Applications des Technologies de l'Information et de l'Energie (61 av du President Wilson 94235 CACHAN Cedex - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire SATIE, Universit\u00e9 de Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I4210136613","https://openalex.org/I4210142324"]},{"raw_affiliation_string":"CY - CY Cergy Paris Universit\u00e9 (33 boulevard du port, 95015 Cergy-Pontoise Cedex - France)","institution_ids":["https://openalex.org/I4210142324"]},{"raw_affiliation_string":"SATIE - Syst\u00e8mes et Applications des Technologies de l'Information et de l'Energie (61 av du President Wilson 94235 CACHAN Cedex - France)","institution_ids":["https://openalex.org/I4210136613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025870920","display_name":"Ricardo Vidal-Albalate","orcid":"https://orcid.org/0000-0002-9943-0486"},"institutions":[{"id":"https://openalex.org/I10902133","display_name":"Universitat Jaume I","ror":"https://ror.org/02ws1xc11","country_code":"ES","type":"education","lineage":["https://openalex.org/I10902133"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Vidal-Albalate","raw_affiliation_strings":["Department of Industrial Systems Engineering and Design, Univeristat Jaume I, Castell\u00f3 de la Plana, Spain","Universitat Jaume I = Jaume I University (Universitat Jaume I Av. de Vicent Sos Baynat s/n 12071 Castell\u00f3 de la Plana CIF:Q-6250003-H - Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Industrial Systems Engineering and Design, Univeristat Jaume I, Castell\u00f3 de la Plana, Spain","institution_ids":["https://openalex.org/I10902133"]},{"raw_affiliation_string":"Universitat Jaume I = Jaume I University (Universitat Jaume I Av. de Vicent Sos Baynat s/n 12071 Castell\u00f3 de la Plana CIF:Q-6250003-H - Spain)","institution_ids":["https://openalex.org/I10902133"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079233885","display_name":"Lahoucine Idkhajine","orcid":"https://orcid.org/0000-0002-1152-792X"},"institutions":[{"id":"https://openalex.org/I4210136613","display_name":"Laboratoire des syst\u00e8mes et applications des technologies de l'information et de l'\u00e9nergie","ror":"https://ror.org/03vam5b06","country_code":"FR","type":"facility","lineage":["https://openalex.org/I11559806","https://openalex.org/I124158823","https://openalex.org/I1294671590","https://openalex.org/I277688954","https://openalex.org/I277688954","https://openalex.org/I4210134562","https://openalex.org/I4210136613","https://openalex.org/I4210142324","https://openalex.org/I4210154111"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Idkhajine","raw_affiliation_strings":["Laboratoire SATIE, Universit\u00e9 de Cergy-Pontoise, Cergy-Pontoise, France","CY - CY Cergy Paris Universit\u00e9 (33 boulevard du port, 95015 Cergy-Pontoise Cedex - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire SATIE, Universit\u00e9 de Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I4210136613","https://openalex.org/I4210142324"]},{"raw_affiliation_string":"CY - CY Cergy Paris Universit\u00e9 (33 boulevard du port, 95015 Cergy-Pontoise Cedex - France)","institution_ids":["https://openalex.org/I4210142324"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080790265","display_name":"\u00c9ric Monmasson","orcid":"https://orcid.org/0000-0003-2180-5740"},"institutions":[{"id":"https://openalex.org/I4210136613","display_name":"Laboratoire des syst\u00e8mes et applications des technologies de l'information et de l'\u00e9nergie","ror":"https://ror.org/03vam5b06","country_code":"FR","type":"facility","lineage":["https://openalex.org/I11559806","https://openalex.org/I124158823","https://openalex.org/I1294671590","https://openalex.org/I277688954","https://openalex.org/I277688954","https://openalex.org/I4210134562","https://openalex.org/I4210136613","https://openalex.org/I4210142324","https://openalex.org/I4210154111"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Monmasson","raw_affiliation_strings":["Laboratoire SATIE, Universit\u00e9 de Cergy-Pontoise, Cergy-Pontoise, France","CY - CY Cergy Paris Universit\u00e9 (33 boulevard du port, 95015 Cergy-Pontoise Cedex - France)","SATIE - Syst\u00e8mes et Applications des Technologies de l'Information et de l'Energie (61 av du President Wilson 94235 CACHAN Cedex - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire SATIE, Universit\u00e9 de Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I4210136613","https://openalex.org/I4210142324"]},{"raw_affiliation_string":"CY - CY Cergy Paris Universit\u00e9 (33 boulevard du port, 95015 Cergy-Pontoise Cedex - France)","institution_ids":["https://openalex.org/I4210142324"]},{"raw_affiliation_string":"SATIE - Syst\u00e8mes et Applications des Technologies de l'Information et de l'Energie (61 av du President Wilson 94235 CACHAN Cedex - France)","institution_ids":["https://openalex.org/I4210136613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029491797","display_name":"Ram\u00f3n Blasco-Gim\u00e9nez","orcid":"https://orcid.org/0000-0003-3427-1581"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Blasco-Gimenez","raw_affiliation_strings":["Department of Systems Engineering and Control, Universitat Polit\u00e8cnica de Val\u00e8ncia, Val\u00e8ncia, Spain","UPV - Universitat Polit\u00e8cnica de Val\u00e8ncia = Universitad Politecnica de Valencia = Polytechnic University of Valencia (Camino de Vera, s/n 46022 Valencia - Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Systems Engineering and Control, Universitat Polit\u00e8cnica de Val\u00e8ncia, Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"UPV - Universitat Polit\u00e8cnica de Val\u00e8ncia = Universitad Politecnica de Valencia = Polytechnic University of Valencia (Camino de Vera, s/n 46022 Valencia - Spain)","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2035,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78062346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2827","last_page":"2832"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11102","display_name":"HVDC Systems and Fault Protection","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8664484024047852},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.759337306022644},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7483223080635071},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7318286895751953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6267470121383667},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5749880075454712},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5158461928367615},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4942343533039093},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48147502541542053},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46831828355789185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4351559579372406},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42394354939460754},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13378623127937317}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8664484024047852},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.759337306022644},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7483223080635071},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7318286895751953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6267470121383667},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5749880075454712},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5158461928367615},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4942343533039093},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48147502541542053},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46831828355789185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4351559579372406},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42394354939460754},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13378623127937317}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iecon.2018.8591256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2018.8591256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03271454v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03271454","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society, Oct 2018, Washington, United States. pp.2827-2832, ⟨10.1109/IECON.2018.8591256⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:repositori.uji.es:10234/188488","is_oa":false,"landing_page_url":"http://hdl.handle.net/10234/188488","pdf_url":null,"source":{"id":"https://openalex.org/S4306400303","display_name":"Repositori UJI (Universitat Jaume I)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I10902133","host_organization_name":"Universitat Jaume I","host_organization_lineage":["https://openalex.org/I10902133"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03271454v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03271454","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society, Oct 2018, Washington, United States. pp.2827-2832, ⟨10.1109/IECON.2018.8591256⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1574842309","https://openalex.org/W1667583992","https://openalex.org/W1915388693","https://openalex.org/W1973942504","https://openalex.org/W2037239418","https://openalex.org/W2076089313","https://openalex.org/W2122273272","https://openalex.org/W2154551857","https://openalex.org/W2163758769","https://openalex.org/W2318831536","https://openalex.org/W2325284411","https://openalex.org/W2570673055","https://openalex.org/W2626943826","https://openalex.org/W2770074783","https://openalex.org/W2795421352","https://openalex.org/W2798842393","https://openalex.org/W6637197825","https://openalex.org/W6739460064"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W1984090905","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W4233602124","https://openalex.org/W2156965212","https://openalex.org/W1831349210","https://openalex.org/W2802530065"],"abstract_inverted_index":{"System-on-Chip":[0],"(SoC)":[1],"devices":[2,31,72,88],"combine":[3],"powerful":[4],"general":[5],"purpose":[6],"processors,":[7],"a":[8,91,117],"Field-Programmable":[9],"Gate":[10],"Array":[11],"(FPGA)":[12],"and":[13,82],"other":[14],"peripherals":[15],"which":[16,43,67],"make":[17],"them":[18],"very":[19],"convenient":[20],"for":[21,100],"Hardware-in-the-Loop":[22],"(HIL)":[23],"simulation.":[24],"One":[25],"of":[26,29,113],"the":[27,104],"limitations":[28],"these":[30,51,71],"is":[32],"that":[33],"control":[34,114],"engineers":[35],"are":[36],"not":[37],"particularly":[38],"familiarized":[39],"with":[40],"FPGA":[41,105],"programming,":[42],"need":[44],"extensive":[45],"expertise":[46],"in":[47,103,107,116],"order":[48,108],"to":[49,69,89,109],"code":[50],"highly":[52],"sophisticated":[53],"algorithms":[54,115],"using":[55,73,97],"Hardware":[56],"Description":[57],"Languages":[58],"(HDL).":[59],"Notwithstanding,":[60],"there":[61],"exist":[62],"High-Level":[63],"Synthesis":[64],"(HLS)":[65],"tools":[66,99],"allow":[68],"program":[70],"more":[74],"generic":[75],"programming":[76],"languages":[77],"such":[78],"as":[79],"C,":[80],"C++":[81],"SystemC.":[83],"This":[84],"paper":[85],"evaluates":[86],"SoC":[87],"implement":[90],"Modular":[92],"Multi-Level":[93],"Converter":[94],"(MMC)":[95],"model":[96],"HLS":[98],"being":[101],"implemented":[102],"fabric":[106],"perform":[110],"HIL":[111],"verification":[112],"single":[118],"low-cost":[119],"device.":[120]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}