{"id":"https://openalex.org/W2279948794","doi":"https://doi.org/10.1109/iecon.2015.7392159","title":"Clock speed optimization of runtime reconfigurable systems by signal latency measurement","display_name":"Clock speed optimization of runtime reconfigurable systems by signal latency measurement","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2279948794","doi":"https://doi.org/10.1109/iecon.2015.7392159","mag":"2279948794"},"language":"en","primary_location":{"id":"doi:10.1109/iecon.2015.7392159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2015.7392159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026610704","display_name":"Dominik Meyer","orcid":"https://orcid.org/0000-0002-6948-9858"},"institutions":[{"id":"https://openalex.org/I190134885","display_name":"Helmut Schmidt University","ror":"https://ror.org/04e8jbs38","country_code":"DE","type":"education","lineage":["https://openalex.org/I190134885"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dominik Meyer","raw_affiliation_strings":["Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany","institution_ids":["https://openalex.org/I190134885"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084589828","display_name":"Jan Haase","orcid":"https://orcid.org/0000-0003-3021-9217"},"institutions":[{"id":"https://openalex.org/I190134885","display_name":"Helmut Schmidt University","ror":"https://ror.org/04e8jbs38","country_code":"DE","type":"education","lineage":["https://openalex.org/I190134885"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Haase","raw_affiliation_strings":["Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany","institution_ids":["https://openalex.org/I190134885"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053568011","display_name":"Marcel Eckert","orcid":"https://orcid.org/0000-0002-2986-8327"},"institutions":[{"id":"https://openalex.org/I190134885","display_name":"Helmut Schmidt University","ror":"https://ror.org/04e8jbs38","country_code":"DE","type":"education","lineage":["https://openalex.org/I190134885"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marcel Eckert","raw_affiliation_strings":["Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany","institution_ids":["https://openalex.org/I190134885"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087368086","display_name":"Bernd Klauer","orcid":null},"institutions":[{"id":"https://openalex.org/I190134885","display_name":"Helmut Schmidt University","ror":"https://ror.org/04e8jbs38","country_code":"DE","type":"education","lineage":["https://openalex.org/I190134885"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernd Klauer","raw_affiliation_strings":["Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Helmut Schmidt University, Hamburg, Germany","institution_ids":["https://openalex.org/I190134885"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026610704"],"corresponding_institution_ids":["https://openalex.org/I190134885"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13940705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"153","issue":null,"first_page":"000550","last_page":"000555"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8081929087638855},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7073436975479126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6694599986076355},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.598239541053772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5734612345695496},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5613065958023071},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5069225430488586},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4322204291820526},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.41772282123565674},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09859824180603027},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09272181987762451}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8081929087638855},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7073436975479126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6694599986076355},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.598239541053772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5734612345695496},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5613065958023071},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5069225430488586},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4322204291820526},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.41772282123565674},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09859824180603027},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09272181987762451},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iecon.2015.7392159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2015.7392159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W342845151","https://openalex.org/W600520643","https://openalex.org/W1538928818","https://openalex.org/W1964285106","https://openalex.org/W1983082199","https://openalex.org/W1983950263","https://openalex.org/W2011525926","https://openalex.org/W2022202043","https://openalex.org/W2022423713","https://openalex.org/W2107375256","https://openalex.org/W2113806879","https://openalex.org/W2121955149","https://openalex.org/W2123395551","https://openalex.org/W2161904852","https://openalex.org/W2211326676","https://openalex.org/W6611626232","https://openalex.org/W6632514116"],"related_works":["https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W1580144672","https://openalex.org/W2152623100","https://openalex.org/W2142042635","https://openalex.org/W4214878056","https://openalex.org/W1988127757","https://openalex.org/W4248634784","https://openalex.org/W2133942601","https://openalex.org/W2800591269"],"abstract_inverted_index":{"Partial":[0],"runtime":[1],"reconfiguration":[2,16],"is":[3,145],"a":[4,37,46,124,140,183,236],"feature":[5],"of":[6,17,20,45,56,64,70,91,123,135,152,163,172,182,235],"modern":[7],"Field":[8],"Programmable":[9],"Gate":[10],"Arrays":[11],"(FPGAs).":[12],"It":[13],"allows":[14],"the":[15,21,43,57,62,71,76,80,83,97,117,118,133,136,155,159,164,169,178,192,196,200,206,215,221],"some":[18,228],"parts":[19,25],"FPGA,":[22],"while":[23],"other":[24],"are":[26],"still":[27],"running":[28],"and":[29,61,107,157,189,231],"doing":[30],"computations.":[31],"The":[32,68,88],"design":[33,59,93],"flow":[34],"to":[35,95,103,112,194,202,209,217],"create":[36],"partially":[38],"run-time":[39],"reconfigurable":[40,173],"system":[41],"includes":[42],"partitioning":[44],"FPGA":[47],"into":[48,154,205],"multiple":[49],"collaborating":[50],"Reconfigurable":[51],"Modules":[52],"(RMs),":[53],"as":[54,175,177],"part":[55],"floor-planning":[58],"stage,":[60],"development":[63],"an":[65,113,232],"interconnection":[66,73,137],"network.":[67],"latency":[69],"chosen":[72],"network":[74,138,165],"determines":[75],"maximum":[77,179],"clock":[78,180,211],"speed":[79,100,212],"components":[81,153,204],"inside":[82],"RMs":[84,156,207],"can":[85,101,126,186],"run":[86],"at.":[87],"customary":[89],"way":[90],"choosing":[92],"constraints":[94],"achieve":[96],"highest":[98],"possible":[99],"lead":[102],"very":[104],"long":[105],"placement":[106,171,234],"routing":[108],"times":[109],"or":[110,219],"even":[111],"un-routable":[114],"design.":[115],"Eventually,":[116],"Time":[119],"To":[120],"Market":[121],"(TTM)":[122],"product":[125],"be":[127,187],"inreased.":[128],"This":[129,144,198,224],"paper":[130,225],"proposes":[131],"measuring":[132],"latencies":[134],"after":[139],"relaxed":[141],"configuration":[142,185],"phase.":[143],"achieved":[146],"by":[147],"configuring":[148],"two":[149],"different":[150],"kinds":[151],"measure":[158],"round":[160],"trip":[161],"time":[162],"between":[166],"them.":[167],"Thus,":[168],"best":[170],"components,":[174],"well":[176],"rate":[181],"given":[184],"calculated,":[188],"set":[190],"without":[191,214],"need":[193,216],"rebuild":[195,220],"system.":[197,223],"enables":[199],"developer":[201],"place":[203],"according":[208],"their":[210],"requirements,":[213],"reconfigure":[218],"full":[222],"also":[226],"presents":[227],"example":[229,233],"measurements":[230],"small":[237],"microcontroller.":[238]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}