{"id":"https://openalex.org/W2284709897","doi":"https://doi.org/10.1109/iecon.2015.7392114","title":"Programmable mask design for Phase Controlled Thyristors with automated short positioning","display_name":"Programmable mask design for Phase Controlled Thyristors with automated short positioning","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2284709897","doi":"https://doi.org/10.1109/iecon.2015.7392114","mag":"2284709897"},"language":"en","primary_location":{"id":"doi:10.1109/iecon.2015.7392114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2015.7392114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028651264","display_name":"Marco Bellini","orcid":"https://orcid.org/0000-0001-7352-1366"},"institutions":[{"id":"https://openalex.org/I885143765","display_name":"ABB (Switzerland)","ror":"https://ror.org/00ks5vt51","country_code":"CH","type":"company","lineage":["https://openalex.org/I885143765"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Bellini","raw_affiliation_strings":["ABB Corporate Research, Baden-Daettwil, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABB Corporate Research, Baden-Daettwil, Switzerland","institution_ids":["https://openalex.org/I885143765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058393665","display_name":"J. Vobeck\u00fd","orcid":"https://orcid.org/0000-0002-2078-2244"},"institutions":[{"id":"https://openalex.org/I885143765","display_name":"ABB (Switzerland)","ror":"https://ror.org/00ks5vt51","country_code":"CH","type":"company","lineage":["https://openalex.org/I885143765"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jan Vobecky","raw_affiliation_strings":["ABB Schweiz AG, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ABB Schweiz AG, Switzerland","institution_ids":["https://openalex.org/I885143765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2008,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61469137,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"000292","last_page":"000297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6036543846130371},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5411417484283447},{"id":"https://openalex.org/keywords/thyristor","display_name":"Thyristor","score":0.5082451701164246},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4743334650993347},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46371033787727356},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43816810846328735},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.42179229855537415},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.42059239745140076},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4013809561729431},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.368912011384964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3420678377151489},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28350311517715454},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25767189264297485},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2393108308315277},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21438738703727722},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.177573561668396}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6036543846130371},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5411417484283447},{"id":"https://openalex.org/C121922863","wikidata":"https://www.wikidata.org/wiki/Q180805","display_name":"Thyristor","level":3,"score":0.5082451701164246},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4743334650993347},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46371033787727356},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43816810846328735},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.42179229855537415},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.42059239745140076},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4013809561729431},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.368912011384964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3420678377151489},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28350311517715454},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25767189264297485},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2393108308315277},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21438738703727722},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.177573561668396},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iecon.2015.7392114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2015.7392114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W432059139","https://openalex.org/W1535395803","https://openalex.org/W1537894939","https://openalex.org/W1963612504","https://openalex.org/W2014843742","https://openalex.org/W2036296400","https://openalex.org/W2040841428","https://openalex.org/W2042322242","https://openalex.org/W2059996311","https://openalex.org/W2066025790","https://openalex.org/W2081537625","https://openalex.org/W2082608666","https://openalex.org/W2095932398","https://openalex.org/W2099094223","https://openalex.org/W2112311198","https://openalex.org/W2127949584","https://openalex.org/W2139230981","https://openalex.org/W2151538019","https://openalex.org/W2153504150","https://openalex.org/W2156619715","https://openalex.org/W2158450685","https://openalex.org/W2257051606","https://openalex.org/W2548837481","https://openalex.org/W4252017042","https://openalex.org/W6674778333","https://openalex.org/W6678732686","https://openalex.org/W6692241481","https://openalex.org/W6729349175"],"related_works":["https://openalex.org/W4321510758","https://openalex.org/W4224070063","https://openalex.org/W2156243217","https://openalex.org/W2109413979","https://openalex.org/W2098497894","https://openalex.org/W4241744477","https://openalex.org/W2060392256","https://openalex.org/W2223186343","https://openalex.org/W2165817382","https://openalex.org/W2475655475"],"abstract_inverted_index":{"Procedural":[0],"layout":[1,12,39,65],"generation":[2,66],"is":[3,41],"common":[4],"practice":[5],"in":[6],"digital,":[7],"analog":[8,28],"or":[9,27,48],"RF":[10],"circuit":[11],"design.":[13,113],"Designers":[14],"generate":[15],"mask":[16],"designs":[17],"by":[18,79],"specifying":[19],"only":[20],"the":[21,34,61,121,136],"key":[22,122],"parameters":[23],"of":[24,96,100,108,110,124,135],"devices,":[25],"digital":[26],"blocks":[29],"and":[30,82,103,106,129],"have":[31],"algorithms":[32],"construct":[33],"complete":[35],"layout.":[36],"But":[37],"automated":[38,133],"design":[40,101],"limited":[42],"to":[43,49,67],"Manhattan":[44],"structures":[45],"(orthogonal":[46],"shapes)":[47],"devices":[50,71],"with":[51],"45\u00b0":[52],"angles":[53,81],"(typically":[54],"octagonal":[55],"inductors).":[56],"This":[57],"work":[58,117],"introduces":[59],"for":[60],"first":[62],"time":[63],"procedural":[64],"wafer-size":[68],"power":[69],"semiconductor":[70],"such":[72,93],"as":[73,94],"Phase":[74],"Controlled":[75],"Thyristors":[76],"(PCTs),":[77],"characterized":[78],"arbitrary":[80],"shapes,":[83],"including":[84],"curved":[85],"geometries.":[86],"The":[87],"proposed":[88],"technique":[89],"offers":[90],"many":[91],"advantages":[92],"saving":[95],"time,":[97],"automatic":[98],"enforcement":[99],"rules":[102],"best":[104],"practices,":[105],"ease":[107],"modification":[109],"an":[111],"existing":[112],"In":[114],"particular,":[115],"this":[116,125],"focuses":[118],"mainly":[119],"on":[120],"advantage":[123],"approach:":[126],"device":[127],"performance":[128],"reliability":[130],"improvement":[131],"through":[132],"placement":[134],"PCT":[137],"shorts.":[138]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}