{"id":"https://openalex.org/W1511160004","doi":"https://doi.org/10.1109/iecon.2014.7048727","title":"Optimized design of a scalable FPGA based inverter by implementing an application-specific instruction-set processor","display_name":"Optimized design of a scalable FPGA based inverter by implementing an application-specific instruction-set processor","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1511160004","doi":"https://doi.org/10.1109/iecon.2014.7048727","mag":"1511160004"},"language":"en","primary_location":{"id":"doi:10.1109/iecon.2014.7048727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2014.7048727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023072285","display_name":"Alexander Bartsch","orcid":null},"institutions":[{"id":"https://openalex.org/I167360494","display_name":"University of Wuppertal","ror":"https://ror.org/00613ak93","country_code":"DE","type":"education","lineage":["https://openalex.org/I167360494"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Alexander Bartsch","raw_affiliation_strings":["Institute of Electrical Machines and Drives, University of Wuppertal, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electrical Machines and Drives, University of Wuppertal, Germany","institution_ids":["https://openalex.org/I167360494"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059335894","display_name":"Karsten Klitzke","orcid":null},"institutions":[{"id":"https://openalex.org/I167360494","display_name":"University of Wuppertal","ror":"https://ror.org/00613ak93","country_code":"DE","type":"education","lineage":["https://openalex.org/I167360494"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Karsten Klitzke","raw_affiliation_strings":["Institute of Electrical Machines and Drives, University of Wuppertal, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electrical Machines and Drives, University of Wuppertal, Germany","institution_ids":["https://openalex.org/I167360494"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076864120","display_name":"Florian Senicar","orcid":null},"institutions":[{"id":"https://openalex.org/I167360494","display_name":"University of Wuppertal","ror":"https://ror.org/00613ak93","country_code":"DE","type":"education","lineage":["https://openalex.org/I167360494"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Senicar","raw_affiliation_strings":["Institute of Electrical Machines and Drives, University of Wuppertal, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electrical Machines and Drives, University of Wuppertal, Germany","institution_ids":["https://openalex.org/I167360494"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069001360","display_name":"Stefan Soter","orcid":null},"institutions":[{"id":"https://openalex.org/I167360494","display_name":"University of Wuppertal","ror":"https://ror.org/00613ak93","country_code":"DE","type":"education","lineage":["https://openalex.org/I167360494"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Soter","raw_affiliation_strings":["Institute of Electrical Machines and Drives, University of Wuppertal, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electrical Machines and Drives, University of Wuppertal, Germany","institution_ids":["https://openalex.org/I167360494"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023072285"],"corresponding_institution_ids":["https://openalex.org/I167360494"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02998049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"54","issue":null,"first_page":"1672","last_page":"1678"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8940585851669312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8009746074676514},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.7698916792869568},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7377506494522095},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6132304668426514},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5674582123756409},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5412513613700867},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.494184285402298},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47226062417030334},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4713192582130432},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.43913960456848145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32990044355392456},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14514824748039246},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11418953537940979},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10961255431175232},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0794004499912262}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8940585851669312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8009746074676514},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.7698916792869568},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7377506494522095},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6132304668426514},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5674582123756409},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5412513613700867},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.494184285402298},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47226062417030334},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4713192582130432},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.43913960456848145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32990044355392456},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14514824748039246},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11418953537940979},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10961255431175232},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0794004499912262},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iecon.2014.7048727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2014.7048727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W208832099","https://openalex.org/W610661133","https://openalex.org/W1844620123","https://openalex.org/W1965571956","https://openalex.org/W2003583249","https://openalex.org/W2005482822","https://openalex.org/W2021882684","https://openalex.org/W2063792364","https://openalex.org/W2092890292","https://openalex.org/W2110152892","https://openalex.org/W2113455732","https://openalex.org/W2118159862","https://openalex.org/W2138095489","https://openalex.org/W2156333505","https://openalex.org/W4285719527","https://openalex.org/W6608399770"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2047885859","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2036206036","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,38],"improvement":[4],"of":[5,27,35,54],"a":[6,65],"field":[7],"programmable":[8],"gate":[9],"array":[10],"(FPGA)":[11],"based":[12,67],"scalable":[13],"inverter":[14],"drive":[15],"to":[16,22,61],"control":[17],"electrical":[18],"machines.":[19],"In":[20],"order":[21],"enhance":[23],"the":[24,28,36,48,55,73,77],"average":[25],"utilization":[26],"resources":[29],"(logic":[30],"cells":[31],"and":[32,45],"dedicated":[33],"hardware)":[34],"FPGA,":[37],"application-specific":[39],"instruction-set":[40],"processor":[41],"(ASIP)":[42],"is":[43,59],"designed":[44],"implemented":[46],"on":[47],"FPGA.":[49],"To":[50],"promote":[51],"better":[52],"organization":[53],"source":[56],"code,":[57],"it":[58],"possible":[60],"write":[62],"instructions":[63],"in":[64],"MATLAB":[66],"syntax,":[68],"which":[69],"are":[70],"translated":[71],"into":[72],"instruction":[74],"set":[75],"for":[76],"ASIP.":[78]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}