{"id":"https://openalex.org/W2058013911","doi":"https://doi.org/10.1109/iecon.2013.6699494","title":"System-on-Chip implementation of Reliable Ethernet Networks nodes","display_name":"System-on-Chip implementation of Reliable Ethernet Networks nodes","publication_year":2013,"publication_date":"2013-11-01","ids":{"openalex":"https://openalex.org/W2058013911","doi":"https://doi.org/10.1109/iecon.2013.6699494","mag":"2058013911"},"language":"en","primary_location":{"id":"doi:10.1109/iecon.2013.6699494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2013.6699494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030280508","display_name":"Armando Astarloa","orcid":"https://orcid.org/0000-0002-6330-1922"},"institutions":[{"id":"https://openalex.org/I169108374","display_name":"University of the Basque Country","ror":"https://ror.org/000xsnr85","country_code":"ES","type":"education","lineage":["https://openalex.org/I169108374"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Armando Astarloa","raw_affiliation_strings":["Faculty of Engineering, University of the Basque Country, Bilbao, Spain","Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]},{"raw_affiliation_string":"Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026679122","display_name":"Jes\u00fas L\u00e1zaro","orcid":"https://orcid.org/0000-0002-7483-3609"},"institutions":[{"id":"https://openalex.org/I169108374","display_name":"University of the Basque Country","ror":"https://ror.org/000xsnr85","country_code":"ES","type":"education","lineage":["https://openalex.org/I169108374"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jesus Lazaro","raw_affiliation_strings":["Faculty of Engineering, University of the Basque Country, Bilbao, Spain","Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]},{"raw_affiliation_string":"Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038640515","display_name":"Unai Bidarte","orcid":"https://orcid.org/0000-0001-8509-8657"},"institutions":[{"id":"https://openalex.org/I169108374","display_name":"University of the Basque Country","ror":"https://ror.org/000xsnr85","country_code":"ES","type":"education","lineage":["https://openalex.org/I169108374"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Unai Bidarte","raw_affiliation_strings":["Faculty of Engineering, University of the Basque Country, Bilbao, Spain","Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]},{"raw_affiliation_string":"Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007044273","display_name":"Aitzol Zuloaga","orcid":"https://orcid.org/0000-0002-8199-3117"},"institutions":[{"id":"https://openalex.org/I169108374","display_name":"University of the Basque Country","ror":"https://ror.org/000xsnr85","country_code":"ES","type":"education","lineage":["https://openalex.org/I169108374"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Aitzol Zuloaga","raw_affiliation_strings":["Faculty of Engineering, University of the Basque Country, Bilbao, Spain","Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]},{"raw_affiliation_string":"Fac. of Eng., Univ. of the Basque Country, Bilbao, Spain","institution_ids":["https://openalex.org/I169108374"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019376483","display_name":"Mikel Idirin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162431","display_name":"ESS Bilbao","ror":"https://ror.org/05ans4e98","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210162431"]},{"id":"https://openalex.org/I6585545","display_name":"European Telecommunications Standards Institute","ror":"https://ror.org/00pwny267","country_code":"FR","type":"nonprofit","lineage":["https://openalex.org/I6585545"]}],"countries":["ES","FR"],"is_corresponding":false,"raw_author_name":"Mikel Idirin","raw_affiliation_strings":["System-on-Chip engineering, Bilbao, Spain","Syst.-on-Chip Eng., Zitek Bilbao - ETSI, Bilbao, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System-on-Chip engineering, Bilbao, Spain","institution_ids":["https://openalex.org/I4210162431"]},{"raw_affiliation_string":"Syst.-on-Chip Eng., Zitek Bilbao - ETSI, Bilbao, Spain","institution_ids":["https://openalex.org/I6585545"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14638295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2329","last_page":"2334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11741","display_name":"Flexible and Reconfigurable Manufacturing Systems","score":0.9815000295639038,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.6669396758079529},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6650663018226624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6516122817993164},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6468554735183716},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5250841379165649},{"id":"https://openalex.org/keywords/industrial-ethernet","display_name":"Industrial Ethernet","score":0.476496160030365},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45060089230537415},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43502163887023926},{"id":"https://openalex.org/keywords/network-switch","display_name":"Network switch","score":0.41451388597488403},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3523316979408264},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3442074954509735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22240743041038513}],"concepts":[{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.6669396758079529},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6650663018226624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6516122817993164},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6468554735183716},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5250841379165649},{"id":"https://openalex.org/C167151114","wikidata":"https://www.wikidata.org/wiki/Q1661930","display_name":"Industrial Ethernet","level":3,"score":0.476496160030365},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45060089230537415},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43502163887023926},{"id":"https://openalex.org/C119404949","wikidata":"https://www.wikidata.org/wiki/Q4503","display_name":"Network switch","level":2,"score":0.41451388597488403},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3523316979408264},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3442074954509735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22240743041038513},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iecon.2013.6699494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2013.6699494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2040541613","https://openalex.org/W3196503235","https://openalex.org/W2368988403","https://openalex.org/W2356904129","https://openalex.org/W2350454146","https://openalex.org/W2377167897","https://openalex.org/W2370228084","https://openalex.org/W2348930601","https://openalex.org/W2375800533","https://openalex.org/W2071780508"],"abstract_inverted_index":{"Reliable":[0,91,145],"Ethernet":[1,18],"Networks":[2],"are":[3,100],"gaining":[4],"acceptance":[5],"for":[6,24,54,60,90],"many":[7],"Industrial":[8,20],"Automation":[9],"applications.":[10],"However,":[11],"the":[12,25,27,30,36,40,46,49,58,70,121],"diversity":[13],"and":[14,42,65,77,97,117,136,150],"variety":[15],"of":[16,29,39,120],"emerging":[17],"based":[19],"Protocols":[21],"make":[22,63],"difficult":[23],"Industry":[26],"selection":[28],"technology":[31,111],"to":[32,73,80,140],"implement":[33,74],"them.":[34],"Furthermore,":[35],"continue":[37],"evolution":[38],"standards":[41],"their":[43],"combination":[44],"increment":[45],"risk":[47],"in":[48,68],"engineering":[50],"decisions.":[51],"This":[52],"need":[53,59],"flexibility":[55],"combined":[56,112],"with":[57,82,113,148],"hardware":[61],"processing":[62,152],"FPGAs":[64],"reconfigurable":[66,110],"devices":[67,76],"general,":[69],"best":[71],"candidates":[72],"network":[75],"equipments":[78],"able":[79],"deal":[81],"these":[83],"issues.":[84],"In":[85],"this":[86],"work,":[87],"3":[88,132],"architectures":[89,103,123],"Network":[92],"Devices":[93],"that":[94,130],"support":[95],"HSR":[96,149],"PRP":[98,151],"protocols":[99],"presented.":[101],"These":[102],"benefit":[104],"from":[105],"cutting-edge":[106],"28nm":[107],"silicon":[108],"fabrication":[109],"on-chip":[114],"ARM":[115],"processors":[116],"peripheral.":[118],"One":[119],"proposed":[122],"is":[124],"implemented":[125],"following":[126],"a":[127,137,142],"Design":[128],"Flow":[129],"integrates":[131],"complex":[133],"EDA":[134],"tools":[135],"third-party":[138],"IP":[139],"achieve":[141],"full":[143],"operative":[144],"Networking":[146],"Device":[147],"capabilities.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}