{"id":"https://openalex.org/W2009464643","doi":"https://doi.org/10.1109/iecon.2013.6699478","title":"Comparative of HLS and HDL implementations of a grid synchronization algorithm","display_name":"Comparative of HLS and HDL implementations of a grid synchronization algorithm","publication_year":2013,"publication_date":"2013-11-01","ids":{"openalex":"https://openalex.org/W2009464643","doi":"https://doi.org/10.1109/iecon.2013.6699478","mag":"2009464643"},"language":"en","primary_location":{"id":"doi:10.1109/iecon.2013.6699478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2013.6699478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103723061","display_name":"F. M. Sanchez","orcid":null},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F.M. Sanchez","raw_affiliation_strings":["Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","institution_ids":["https://openalex.org/I189268942"]},{"raw_affiliation_string":"Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006489484","display_name":"R. Mateos","orcid":"https://orcid.org/0000-0002-1133-7165"},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Mateos","raw_affiliation_strings":["Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","institution_ids":["https://openalex.org/I189268942"]},{"raw_affiliation_string":"Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018843927","display_name":"Emilio Bueno","orcid":"https://orcid.org/0000-0001-5415-2198"},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E.J. Bueno","raw_affiliation_strings":["Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","institution_ids":["https://openalex.org/I189268942"]},{"raw_affiliation_string":"Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"middle","author":{"id":null,"display_name":"J. Mingo","orcid":null},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Mingo","raw_affiliation_strings":["Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","institution_ids":["https://openalex.org/I189268942"]},{"raw_affiliation_string":"Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036218877","display_name":"I. Sanz","orcid":"https://orcid.org/0000-0002-5157-2960"},"institutions":[{"id":"https://openalex.org/I189268942","display_name":"Universidad de Alcal\u00e1","ror":"https://ror.org/04pmn0e78","country_code":"ES","type":"education","lineage":["https://openalex.org/I189268942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"I. Sanz","raw_affiliation_strings":["Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica, Universidad de Alcal\u00e1","institution_ids":["https://openalex.org/I189268942"]},{"raw_affiliation_string":"Dept. de Electron., Univ. de Alcala, Alcala de Henares, Spain","institution_ids":["https://openalex.org/I189268942"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5271,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.84664758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"2232","last_page":"2237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10223","display_name":"Microgrid Control and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10223","display_name":"Microgrid Control and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9817000031471252,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7906861305236816},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7259961366653442},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7177379131317139},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6111863851547241},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5351506471633911},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5294686555862427},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4996650218963623},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.47722914814949036},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.44792601466178894},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4143974781036377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36534634232521057},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34649595618247986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32306283712387085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08953121304512024},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08586379885673523},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07729887962341309}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7906861305236816},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7259961366653442},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7177379131317139},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6111863851547241},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5351506471633911},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5294686555862427},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4996650218963623},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.47722914814949036},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.44792601466178894},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4143974781036377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36534634232521057},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34649595618247986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32306283712387085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08953121304512024},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08586379885673523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07729887962341309},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iecon.2013.6699478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iecon.2013.6699478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1983944537","https://openalex.org/W2100814876","https://openalex.org/W2115702097"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2744553356","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2961779879","https://openalex.org/W2612099726","https://openalex.org/W2160632767"],"abstract_inverted_index":{"Control":[0],"in":[1,82],"power":[2],"electronics":[3],"develop":[4],"new":[5],"algorithms":[6],"that":[7,17,38,48],"increase":[8],"computational":[9],"complexity":[10],"and":[11],"sampling":[12],"frequency.":[13],"This":[14,44],"fact":[15],"means":[16],"traditional":[18],"software":[19],"implementations":[20],"on":[21],"DSPs":[22],"does":[23],"not":[24,40],"satisfy":[25],"the":[26,61,65,70,89],"control":[27],"constrains":[28],"anymore":[29],"moving":[30],"those":[31],"implementation":[32,68],"to":[33,57,64],"FPGAs,":[34],"what":[35],"everyone":[36],"knows":[37],"is":[39],"a":[41,74,77],"trivial":[42],"task.":[43],"paper":[45],"will":[46],"show":[47],"HLS":[49,53,90],"tools":[50],"such":[51],"Vivado":[52],"are":[54],"mature":[55],"enough":[56],"start":[58],"considering":[59],"it":[60],"first":[62],"approach":[63],"required":[66],"hardware":[67],"of":[69],"proposed":[71],"algorithm.":[72],"For":[73],"comparative":[75],"purpose,":[76],"grid":[78],"synchronization":[79],"algorithm":[80],"developed":[81],"HDL":[83],"previously":[84],"has":[85],"been":[86],"redesigned":[87],"using":[88],"tools.":[91]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}