{"id":"https://openalex.org/W2585026057","doi":"https://doi.org/10.1109/idt.2016.7843040","title":"Stepwise SystemC/TLM-2 models structuring and optimizations","display_name":"Stepwise SystemC/TLM-2 models structuring and optimizations","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2585026057","doi":"https://doi.org/10.1109/idt.2016.7843040","mag":"2585026057"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2016.7843040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082854238","display_name":"S. Sfar","orcid":"https://orcid.org/0000-0002-9732-3062"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Salaheddine Hamza Sfar","raw_affiliation_strings":["Department of physics, electronic and microelectronic lab, Faculty of sciences at Monastir, Tunisia","Department of physics electronic and microelectronic lab, Faculty of sciences at Monastir, Monastir, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of physics, electronic and microelectronic lab, Faculty of sciences at Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]},{"raw_affiliation_string":"Department of physics electronic and microelectronic lab, Faculty of sciences at Monastir, Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113788610","display_name":"Rached Tourki","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Rached Tourki","raw_affiliation_strings":["Department of physics, electronic and microelectronic lab, Faculty of sciences at Monastir, Tunisia","Department of physics electronic and microelectronic lab, Faculty of sciences at Monastir, Monastir, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of physics, electronic and microelectronic lab, Faculty of sciences at Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]},{"raw_affiliation_string":"Department of physics electronic and microelectronic lab, Faculty of sciences at Monastir, Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113113821","display_name":"Imed Bennour","orcid":null},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Imed Bennour","raw_affiliation_strings":["National engineering school at Sousse, Tunisia","National engineering school at Sousse, Sousse, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National engineering school at Sousse, Tunisia","institution_ids":["https://openalex.org/I8636806"]},{"raw_affiliation_string":"National engineering school at Sousse, Sousse, Tunisia","institution_ids":["https://openalex.org/I8636806"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"199","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9746606349945068},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.9569225311279297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7897564172744751},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6023939847946167},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5876355171203613},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.5588001012802124},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.547829806804657},{"id":"https://openalex.org/keywords/structuring","display_name":"Structuring","score":0.4843931794166565},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4809374213218689},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4623834490776062},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4156804084777832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3956102132797241},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.381928026676178},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3265530467033386},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2968781590461731},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09250995516777039}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9746606349945068},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.9569225311279297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7897564172744751},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6023939847946167},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5876355171203613},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.5588001012802124},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.547829806804657},{"id":"https://openalex.org/C2775945657","wikidata":"https://www.wikidata.org/wiki/Q381442","display_name":"Structuring","level":2,"score":0.4843931794166565},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4809374213218689},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4623834490776062},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4156804084777832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3956102132797241},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.381928026676178},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3265530467033386},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2968781590461731},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09250995516777039},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2016.7843040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W68869010","https://openalex.org/W71780219","https://openalex.org/W95646167","https://openalex.org/W121960242","https://openalex.org/W128730740","https://openalex.org/W1491766829","https://openalex.org/W1981924702","https://openalex.org/W2035296141","https://openalex.org/W2045196269","https://openalex.org/W2123616100","https://openalex.org/W2151174323","https://openalex.org/W2163437659","https://openalex.org/W2176581918","https://openalex.org/W2276205630","https://openalex.org/W2481151341","https://openalex.org/W2481725867","https://openalex.org/W3148038229","https://openalex.org/W4238435901","https://openalex.org/W4247397443","https://openalex.org/W6694405360","https://openalex.org/W6820139873","https://openalex.org/W6833046810","https://openalex.org/W7042867781"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2097331811","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2104183572","https://openalex.org/W2532163536","https://openalex.org/W2133071611"],"abstract_inverted_index":{"Transaction":[0],"level":[1,11,48,81],"modelling":[2],"(TLM)":[3],"is":[4,53],"among":[5],"the":[6,16,31,121],"most":[7],"promising":[8],"electronic":[9,68],"system":[10,122],"(ESL)":[12],"methodologies":[13],"to":[14,57,59,85,108,117],"handle":[15],"growing":[17],"complexity":[18],"of":[19,91],"ESL":[20],"designs.":[21],"The":[22],"last":[23],"SystemC":[24,38],"standard":[25,44],"incorporates":[26],"TLM":[27],"concepts":[28],"by":[29],"adding":[30],"TLM-2":[32,40],"library.":[33],"It":[34],"places":[35],"de":[36],"facto":[37],"and":[39,67,76,111,119],"library":[41],"as":[42],"a":[43,54],"when":[45],"writing":[46,75],"transaction":[47,80],"(TL)":[49],"models.":[50],"Standard":[51],"establishment":[52],"corner":[55],"stone":[56],"pass":[58],"next":[60],"logical":[61],"steps":[62],"that":[63,115],"are":[64],"transaction-level":[65],"synthesis":[66],"design":[69],"automation.":[70],"Nevertheless,":[71],"good":[72],"practice":[73],"in":[74,99],"simulating":[77],"systems":[78],"at":[79],"must":[82],"be":[83],"adopted":[84],"bring":[86],"up":[87],"more":[88],"elaborated":[89],"semantics":[90],"each":[92],"TL":[93,113],"model.":[94],"We":[95],"write":[96,109],"this":[97,100],"paper":[98],"sense.":[101],"Through":[102],"guideline":[103],"example,":[104],"we":[105],"expose":[106],"techniques":[107],"well-structured":[110],"modular":[112],"models":[114],"help":[116],"explore":[118],"optimize":[120],"architecture.":[123]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}