{"id":"https://openalex.org/W2585919614","doi":"https://doi.org/10.1109/idt.2016.7843035","title":"Multiple FPGAs based prototyping and debugging with complete design flow","display_name":"Multiple FPGAs based prototyping and debugging with complete design flow","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2585919614","doi":"https://doi.org/10.1109/idt.2016.7843035","mag":"2585919614"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2016.7843035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030040379","display_name":"Muhammad Moazam Azeem","orcid":"https://orcid.org/0000-0002-1644-7240"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210091437","display_name":"Sorbonne Paris Cit\u00e9","ror":"https://ror.org/001z21q04","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210091437"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Muhammad Moazam Azeem","raw_affiliation_strings":["Sorbonne Universités, UPMC University Paris 06, LIP6, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sorbonne Universités, UPMC University Paris 06, LIP6, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210091437"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110226823","display_name":"Roselyne Chotin-Avot","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210091437","display_name":"Sorbonne Paris Cit\u00e9","ror":"https://ror.org/001z21q04","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210091437"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Roselyne Chotin-Avot","raw_affiliation_strings":["Sorbonne Universités, UPMC University Paris 06, LIP6, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sorbonne Universités, UPMC University Paris 06, LIP6, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210091437"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088890905","display_name":"Umer Farooq","orcid":"https://orcid.org/0000-0002-5220-4908"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210091437","display_name":"Sorbonne Paris Cit\u00e9","ror":"https://ror.org/001z21q04","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210091437"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Umer Farooq","raw_affiliation_strings":["Sorbonne Universités, UPMC University Paris 06, LIP6, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sorbonne Universités, UPMC University Paris 06, LIP6, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210091437"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029631221","display_name":"Maminionja Ravoson","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210091437","display_name":"Sorbonne Paris Cit\u00e9","ror":"https://ror.org/001z21q04","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210091437"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Maminionja Ravoson","raw_affiliation_strings":["Sorbonne Universités, UPMC University Paris 06, LIP6, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sorbonne Universités, UPMC University Paris 06, LIP6, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210091437"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210091437","display_name":"Sorbonne Paris Cit\u00e9","ror":"https://ror.org/001z21q04","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210091437"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["Sorbonne Universités, UPMC University Paris 06, LIP6, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sorbonne Universités, UPMC University Paris 06, LIP6, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210091437"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3205,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62493176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9209134578704834},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.881060779094696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7700918316841125},{"id":"https://openalex.org/keywords/logic-analyzer","display_name":"Logic analyzer","score":0.739496111869812},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.7154896259307861},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6934409141540527},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5426642298698425},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.512117862701416},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4478045701980591},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44406723976135254},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40288251638412476},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.3327104449272156},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33260881900787354},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21791836619377136},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12833809852600098},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12069293856620789},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10685423016548157}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9209134578704834},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.881060779094696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7700918316841125},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.739496111869812},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7154896259307861},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6934409141540527},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5426642298698425},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.512117862701416},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4478045701980591},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44406723976135254},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40288251638412476},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.3327104449272156},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33260881900787354},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21791836619377136},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12833809852600098},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12069293856620789},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10685423016548157},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/idt.2016.7843035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01657908v1","is_oa":false,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01657908","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IDT 2016 - 11th International Design & Test Symposium, Dec 2016, Hammamet, Tunisia. pp.171-176, ⟨10.1109/IDT.2016.7843035⟩","raw_type":"Conference papers"},{"id":"pmh:oai:sure.sunderland.ac.uk:16379","is_oa":false,"landing_page_url":"http://www.arc2017.tudelft.nl/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402295","display_name":"Sunderland Repository (University of Sunderland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5728261","host_organization_name":"University of Sunderland","host_organization_lineage":["https://openalex.org/I5728261"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1992578807","https://openalex.org/W2030959856","https://openalex.org/W2032699516","https://openalex.org/W2063519198","https://openalex.org/W2133712953","https://openalex.org/W2196614274","https://openalex.org/W2542684176","https://openalex.org/W2558337280","https://openalex.org/W2777730408","https://openalex.org/W4243872270","https://openalex.org/W6687690075"],"related_works":["https://openalex.org/W2535403365","https://openalex.org/W1486911645","https://openalex.org/W2149130205","https://openalex.org/W3147061323","https://openalex.org/W2384715729","https://openalex.org/W2118796996","https://openalex.org/W2585919614","https://openalex.org/W2559971788","https://openalex.org/W2091330445","https://openalex.org/W2365114398"],"abstract_inverted_index":{"Multiple":[0],"FPGA-based":[1,35,166],"prototyping":[2],"plays":[3],"an":[4],"important":[5],"role":[6],"in":[7],"the":[8,29,42,90,116,127,136,140],"design":[9,76],"and":[10,18,47,81,113,161],"verification":[11],"process":[12],"due":[13],"to":[14,27,74,138],"their":[15],"low":[16],"cost":[17],"high":[19],"execution":[20],"speed.":[21],"However,":[22,100],"there":[23],"is":[24,72],"a":[25,49],"need":[26],"optimize":[28],"configuration":[30],"flow":[31],"of":[32,44,66,92,121,129],"this":[33,38,82],"multiple":[34,111,146,165],"prototyping.":[36,167],"In":[37],"paper,":[39],"we":[40,101,114],"address":[41],"partitioning":[43,133],"large":[45,108,130,157],"designs":[46,55,109,131],"propose":[48,126],"debugging":[50,117,128],"methodology":[51,118],"for":[52,107,119,164],"these":[53],"partitioned":[54],"using":[56,96,149],"Signal":[57],"Tap":[58],"II":[59,70,104],"embedded":[60],"logic":[61,83,105],"analyzer":[62,84,106],"by":[63,88,134],"Quartus":[64],"tool":[65,71],"Altera.":[67],"Usually":[68],"SignalTap":[69,103],"used":[73],"debug":[75,98],"implemented":[77],"on":[78,110],"single":[79],"FPGA":[80,86,150],"debugs":[85],"device":[87],"probing":[89],"states":[91],"internal":[93,151],"signals":[94,122,142],"without":[95,148],"external":[97],"equipment.":[99],"use":[102],"FPGAs":[112,147],"facilitate":[115],"thousands":[120],"under":[123,143],"consideration.":[124],"We":[125,153],"after":[132],"developing":[135],"techniques":[137],"trace":[139],"required":[141],"test":[144],"through":[145],"memory.":[152],"have":[154],"generated":[155],"various":[156],"benchmarks":[158],"as":[159],"well":[160],"tested":[162],"them":[163]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}