{"id":"https://openalex.org/W2585975545","doi":"https://doi.org/10.1109/idt.2016.7843023","title":"A blocking probability study for the aethereal network-on-chip","display_name":"A blocking probability study for the aethereal network-on-chip","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2585975545","doi":"https://doi.org/10.1109/idt.2016.7843023","mag":"2585975545"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2016.7843023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design &amp; Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010269472","display_name":"Guido Marchetto","orcid":"https://orcid.org/0000-0003-3588-9367"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Guido Marchetto","raw_affiliation_strings":["DAUIN - Politecnico di Torino, Italy","DAUIN - Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"DAUIN - Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DAUIN - Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050035584","display_name":"Sarosh Tahir","orcid":"https://orcid.org/0000-0002-9560-1030"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sarosh Tahir","raw_affiliation_strings":["DAUIN - Politecnico di Torino, Italy","DAUIN - Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"DAUIN - Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DAUIN - Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[{"id":"https://openalex.org/I893812157","display_name":"Advanced Research Projects Agency - Energy","ror":"https://ror.org/03q1rgc19","country_code":"US","type":"government","lineage":["https://openalex.org/I1330989302","https://openalex.org/I893812157"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michelangelo Grosso","raw_affiliation_strings":["ST-Polito s.c.ar.l., Italy","ST-Polito s.c.ar.l"],"affiliations":[{"raw_affiliation_string":"ST-Polito s.c.ar.l., Italy","institution_ids":["https://openalex.org/I893812157"]},{"raw_affiliation_string":"ST-Polito s.c.ar.l","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010269472"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2966,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68425074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"104","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.9042240381240845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7617135047912598},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.6492646336555481},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5813246965408325},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.525294840335846},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4839208722114563},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.4702811539173126},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4153839647769928},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.37230414152145386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2862468361854553},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15623560547828674},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1366412341594696},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06343922019004822}],"concepts":[{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.9042240381240845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7617135047912598},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.6492646336555481},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5813246965408325},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.525294840335846},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4839208722114563},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.4702811539173126},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4153839647769928},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.37230414152145386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2862468361854553},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15623560547828674},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1366412341594696},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06343922019004822},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/idt.2016.7843023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design &amp; Test Symposium (IDT)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2670765","is_oa":false,"landing_page_url":"http://porto.polito.it/2670765/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1918981715","https://openalex.org/W1999309919","https://openalex.org/W2012959791","https://openalex.org/W2027226719","https://openalex.org/W2126841378","https://openalex.org/W2131180102","https://openalex.org/W2170954333","https://openalex.org/W4237692873","https://openalex.org/W4242349090","https://openalex.org/W4248831577","https://openalex.org/W6657203519"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2065289416","https://openalex.org/W2388672758","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W2017236304","https://openalex.org/W4230458348","https://openalex.org/W2115579119","https://openalex.org/W3198758847","https://openalex.org/W2519428907"],"abstract_inverted_index":{"The":[0],"\u00c6thereal":[1,24,70],"network-on-chip":[2],"and":[3,55,87,100],"its":[4],"later":[5],"variations":[6],"cover":[7],"an":[8,89],"important":[9],"role":[10],"in":[11,40,68,97],"the":[12,29,41,57,65,69,84,94,98,106],"on-chip":[13],"communications":[14],"field":[15],"for":[16,48],"their":[17],"capability":[18],"of":[19],"ensuring":[20],"deterministic":[21],"delivery.":[22],"This":[23,62],"feature":[25],"is":[26],"offered":[27],"by":[28],"time-driven":[30],"forwarding":[31],"operation,":[32],"which":[33],"however":[34],"also":[35],"introduces":[36],"possible":[37],"connection":[38],"blocking":[39,66,95],"system,":[42],"i.e.,":[43],"a":[44,49,74,102],"proper":[45],"time":[46],"schedule":[47],"given":[50],"flow":[51],"cannot":[52,59],"be":[53,60],"find":[54],"hence":[56],"communication":[58],"established.":[61],"paper":[63,85],"investigates":[64],"problem":[67],"network-on-chip,":[71],"specifically":[72],"considering":[73],"scenario":[75],"where":[76],"reservations":[77],"are":[78],"performed":[79],"at":[80],"run-time.":[81],"In":[82],"particular,":[83],"presents":[86],"validates":[88],"analytical":[90],"model":[91],"to":[92,104],"evaluate":[93],"probability":[96],"system":[99],"proposes":[101],"solution":[103],"mitigate":[105],"problem.":[107]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}
