{"id":"https://openalex.org/W2584582263","doi":"https://doi.org/10.1109/idt.2016.7843003","title":"Tutorial 2: \u201cChallenges of FPGA-based prototyping & debugging\u201d","display_name":"Tutorial 2: \u201cChallenges of FPGA-based prototyping & debugging\u201d","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2584582263","doi":"https://doi.org/10.1109/idt.2016.7843003","mag":"2584582263"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2016.7843003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["DVT, FPGA Prototyping, Mentor Graphics, Région de Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DVT, FPGA Prototyping, Mentor Graphics, Région de Paris, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001510113","display_name":"Eman El Mandouh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eman El Mandouh","raw_affiliation_strings":["DVT, FPGA Prototyping, Mentor Graphics, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DVT, FPGA Prototyping, Mentor Graphics, Egypt","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18190816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"xv","last_page":"xvi"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8725488185882568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7323160171508789},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7221341133117676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6736052632331848},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6312704682350159},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6153050661087036},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5126913785934448},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.45856180787086487},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.4548013210296631},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4526521861553192},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4446406066417694},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44145500659942627},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.3894057273864746},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27689212560653687},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16154682636260986}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8725488185882568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7323160171508789},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7221341133117676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6736052632331848},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6312704682350159},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6153050661087036},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5126913785934448},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.45856180787086487},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.4548013210296631},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4526521861553192},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4446406066417694},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44145500659942627},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.3894057273864746},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27689212560653687},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16154682636260986},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2016.7843003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W240386653","https://openalex.org/W2128779626","https://openalex.org/W2030832065","https://openalex.org/W2166417696","https://openalex.org/W2463211945","https://openalex.org/W2334805788","https://openalex.org/W2388393830","https://openalex.org/W4234170736","https://openalex.org/W2261160898","https://openalex.org/W2112879628"],"abstract_inverted_index":{"Software":[0],"has":[1],"come":[2],"to":[3,16,36,44],"dominate":[4],"system-on-chip":[5],"(SoC)":[6],"development.":[7],"It":[8],"is":[9],"increasingly":[10],"common":[11],"for":[12],"the":[13,19,23,31],"software":[14,41,62],"effort":[15],"be":[17],"on":[18],"critical":[20],"path":[21],"of":[22,49,58],"project":[24],"schedule.":[25],"Only":[26],"FPGA-based":[27,51],"prototyping":[28],"provides":[29],"both":[30],"speed":[32],"and":[33,38,61,72,83],"accuracy":[34],"necessary":[35],"develop":[37],"validate":[39],"complex":[40],"integration":[42,60],"prior":[43],"silicon.":[45],"The":[46],"exciting":[47],"benefits":[48],"an":[50],"prototype":[52],"are:":[53],"\u2022":[54,65,76],"Quick":[55],"fine":[56],"tuning":[57],"hardware/software":[59],"validation":[63,68],"pre-silicon":[64],"In-system":[66],"device":[67],"with":[69],"real-time":[70],"interfaces":[71],"in":[73],"end":[74],"application":[75],"Extended":[77],"register":[78],"transfer":[79],"level":[80],"(RTL)":[81],"testing":[82],"debugging":[84]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}