{"id":"https://openalex.org/W2538557365","doi":"https://doi.org/10.1109/idt.2015.7396748","title":"SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST","display_name":"SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2538557365","doi":"https://doi.org/10.1109/idt.2015.7396748","mag":"2538557365"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2015.7396748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2015.7396748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063445290","display_name":"Abdallatif Abu-Issa","orcid":"https://orcid.org/0000-0002-7030-4734"},"institutions":[{"id":"https://openalex.org/I94800806","display_name":"Birzeit University","ror":"https://ror.org/0256kw398","country_code":"PS","type":"education","lineage":["https://openalex.org/I94800806"]}],"countries":["PS"],"is_corresponding":true,"raw_author_name":"Abdallatif S. Abu-Issa","raw_affiliation_strings":["Electrical and Computer Engineering Department, Birzeit University, Birzeit, Palestine"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Birzeit University, Birzeit, Palestine","institution_ids":["https://openalex.org/I94800806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044295870","display_name":"Iyad Tumar","orcid":"https://orcid.org/0000-0002-9304-0989"},"institutions":[{"id":"https://openalex.org/I94800806","display_name":"Birzeit University","ror":"https://ror.org/0256kw398","country_code":"PS","type":"education","lineage":["https://openalex.org/I94800806"]}],"countries":["PS"],"is_corresponding":false,"raw_author_name":"Iyad K. Tumar","raw_affiliation_strings":["Electrical and Computer Engineering Department, Birzeit University, Birzeit, Palestine"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Birzeit University, Birzeit, Palestine","institution_ids":["https://openalex.org/I94800806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018315441","display_name":"Wasel Ghanem","orcid":"https://orcid.org/0000-0003-2409-4729"},"institutions":[{"id":"https://openalex.org/I94800806","display_name":"Birzeit University","ror":"https://ror.org/0256kw398","country_code":"PS","type":"education","lineage":["https://openalex.org/I94800806"]}],"countries":["PS"],"is_corresponding":false,"raw_author_name":"Wasel T. Ghanem","raw_affiliation_strings":["Electrical and Computer Engineering Department, Birzeit University, Birzeit, Palestine"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Birzeit University, Birzeit, Palestine","institution_ids":["https://openalex.org/I94800806"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063445290"],"corresponding_institution_ids":["https://openalex.org/I94800806"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78057133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"27","issue":null,"first_page":"124","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6722844243049622},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6302218437194824},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6165257692337036},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6160916686058044},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5989063382148743},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4772213101387024},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4535549283027649},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.4431951344013214},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.43181276321411133},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4183673560619354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41660842299461365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3656935691833496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35956352949142456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35780635476112366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19883978366851807},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1295320689678192},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.105130136013031}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6722844243049622},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6302218437194824},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6165257692337036},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6160916686058044},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5989063382148743},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4772213101387024},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4535549283027649},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.4431951344013214},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.43181276321411133},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4183673560619354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41660842299461365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3656935691833496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35956352949142456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35780635476112366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19883978366851807},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1295320689678192},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.105130136013031},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2015.7396748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2015.7396748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1485328666","https://openalex.org/W1511698946","https://openalex.org/W1557977552","https://openalex.org/W1595368737","https://openalex.org/W1633471522","https://openalex.org/W1985698378","https://openalex.org/W1988614986","https://openalex.org/W1988674287","https://openalex.org/W1994851507","https://openalex.org/W2034294653","https://openalex.org/W2063422090","https://openalex.org/W2073174913","https://openalex.org/W2074480570","https://openalex.org/W2103029029","https://openalex.org/W2103810183","https://openalex.org/W2107463329","https://openalex.org/W2108471909","https://openalex.org/W2119691242","https://openalex.org/W2125054260","https://openalex.org/W2131943868","https://openalex.org/W2132881562","https://openalex.org/W2139234345","https://openalex.org/W2149396421","https://openalex.org/W2149690470","https://openalex.org/W2154421641","https://openalex.org/W2159553019","https://openalex.org/W2160843080","https://openalex.org/W2166243422","https://openalex.org/W4231670536"],"related_works":["https://openalex.org/W2188176208","https://openalex.org/W2123022840","https://openalex.org/W2154529098","https://openalex.org/W2105858357","https://openalex.org/W2146381271","https://openalex.org/W2119351822","https://openalex.org/W2130268465","https://openalex.org/W1859800149","https://openalex.org/W2050287007","https://openalex.org/W2621706479"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,35,38,84,95,99,102,119,123,126,140,147,152],"use":[4],"of":[5,68,101,118,125,158],"switch-tail":[6,43],"ring":[7,44,70],"counter":[8],"as":[9],"low":[10],"transition":[11,61],"test":[12,39,64],"pattern":[13],"generator":[14],"(TPG)":[15],"to":[16,57,93],"reduce":[17,94,151],"power":[18],"consumption":[19],"in":[20,37,53,91,98,130],"test-per-clock":[21,112],"and":[22,77,113,122,138,160],"test-per-scan":[23,114],"built-in":[24],"self-test":[25],"(BIST)":[26],"applications.":[27],"The":[28,105],"proposed":[29,106,120,148],"TPG":[30],"is":[31],"implemented":[32],"by":[33],"dividing":[34],"register":[36],"mode":[40],"into":[41],"many":[42],"counters.":[45],"These":[46],"counters":[47,71,85],"are":[48,72,86,128],"fed":[49],"with":[50,74,88,155],"a":[51,55,59,75],"seed":[52],"such":[54,80],"way":[56],"produce":[58],"single":[60],"between":[62],"consecutive":[63],"patterns.":[65],"Also":[66],"each":[67,89],"these":[69],"triggered":[73,87],"clock":[76,90],"control":[78],"signal":[79],"that":[81,146],"not":[82],"all":[83],"order":[92],"switching":[96,153],"activity":[97,154],"inputs":[100],"circuit-under-test":[103],"(CUT).":[104],"technique":[107,121],"can":[108,150],"be":[109],"used":[110],"for":[111,135,139],"BIST.":[115],"Various":[116],"properties":[117],"methodology":[124],"design":[127,149],"presented":[129],"this":[131],"paper.":[132],"Experimental":[133],"results":[134],"ISCAS'85":[136],"(test-per-clock)":[137],"ISCAS'89":[141],"(test-per-scan)":[142],"benchmark":[143],"circuits":[144],"show":[145],"an":[156],"average":[157],"84%":[159],"72%,":[161],"respectively.":[162]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}