{"id":"https://openalex.org/W2543904995","doi":"https://doi.org/10.1109/idt.2015.7396747","title":"A method of LFSR seed generation for hierarchical BIST","display_name":"A method of LFSR seed generation for hierarchical BIST","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2543904995","doi":"https://doi.org/10.1109/idt.2015.7396747","mag":"2543904995"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2015.7396747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2015.7396747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025385773","display_name":"Kosuke Sawaki","orcid":null},"institutions":[{"id":"https://openalex.org/I188815454","display_name":"Oita University","ror":"https://ror.org/01nyv7k26","country_code":"JP","type":"education","lineage":["https://openalex.org/I188815454"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kosuke Sawaki","raw_affiliation_strings":["Graduate School of Engineering, Oita University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Oita University, Japan","institution_ids":["https://openalex.org/I188815454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022717526","display_name":"Satoshi Ohtake","orcid":null},"institutions":[{"id":"https://openalex.org/I188815454","display_name":"Oita University","ror":"https://ror.org/01nyv7k26","country_code":"JP","type":"education","lineage":["https://openalex.org/I188815454"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Ohtake","raw_affiliation_strings":["Faculty of Engineering, Oita University, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Oita University, Japan","institution_ids":["https://openalex.org/I188815454"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025385773"],"corresponding_institution_ids":["https://openalex.org/I188815454"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22060016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"xapp 52","issue":null,"first_page":"118","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.8412476778030396},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.8262338638305664},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7686387300491333},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6388363838195801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5775023102760315},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5361663103103638},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5201711654663086},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.489553302526474},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3849681615829468},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3522868752479553},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2525743246078491},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23195654153823853}],"concepts":[{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.8412476778030396},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.8262338638305664},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7686387300491333},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6388363838195801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5775023102760315},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5361663103103638},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5201711654663086},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.489553302526474},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3849681615829468},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3522868752479553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2525743246078491},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23195654153823853},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2015.7396747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2015.7396747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W75082849","https://openalex.org/W1491977389","https://openalex.org/W1855007419","https://openalex.org/W1997565760","https://openalex.org/W2059835341","https://openalex.org/W2099226121","https://openalex.org/W2124628240","https://openalex.org/W2124684331","https://openalex.org/W2125222187","https://openalex.org/W2144033909","https://openalex.org/W2160753176","https://openalex.org/W2278661638","https://openalex.org/W3146304647","https://openalex.org/W6665773824"],"related_works":["https://openalex.org/W2152745368","https://openalex.org/W2184933991","https://openalex.org/W4288754393","https://openalex.org/W2154529098","https://openalex.org/W2188176208","https://openalex.org/W2119351822","https://openalex.org/W2761883387","https://openalex.org/W2133482355","https://openalex.org/W2080947141","https://openalex.org/W2138141123"],"abstract_inverted_index":{"In":[0,37,74,115],"built-in":[1],"self-test":[2],"(BIST),":[3],"pseudo-random":[4],"patterns":[5,49],"generated":[6,127],"by":[7,43,128],"a":[8,17,62],"linear":[9],"feedback":[10],"shift":[11],"register":[12],"(LFSR)":[13],"are":[14,53],"applied":[15],"to":[16,34,109],"circuit":[18],"under":[19,103],"test":[20,22,48,134],"as":[21],"patterns.":[23],"Since":[24],"random":[25],"pattern":[26],"resistant":[27],"faults":[28,102],"(RPRFs)":[29],"exist,":[30],"reseeding":[31],"is":[32],"used":[33,54],"detect":[35],"them.":[36],"general,":[38],"seeds":[39,70,111,126],"that":[40,125],"when":[41],"expanded":[42],"the":[44,79,82,104,129,140],"LFSR":[45],"will":[46],"produce":[47],"for":[50,55,67,71,88,112,118,137],"detecting":[51],"RPRFs":[52,138],"reseeding.":[56],"So":[57],"far,":[58],"we":[59,77,123],"have":[60],"proposed":[61,97,130],"one-pass":[63,83],"seed":[64,86],"generation":[65,87],"method":[66,84,98,131],"generating":[68],"such":[69],"scan-based":[72],"BIST.":[73],"this":[75],"paper,":[76],"introduce":[78],"concept":[80],"of":[81,139],"into":[85],"hierarchical":[89],"BIST":[90,105],"utilizing":[91],"register-transfer":[92],"level":[93],"(RTL)":[94],"information.":[95],"The":[96],"can":[99,132],"identify":[100],"untestable":[101],"environment":[106],"and":[107],"guarantees":[108],"generate":[110],"detectable":[113],"faults.":[114],"our":[116],"experiments":[117],"several":[119],"RTL":[120],"benchmark":[121],"circuits,":[122],"show":[124],"reduce":[133],"application":[135],"time":[136],"circuits.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}