{"id":"https://openalex.org/W2533852066","doi":"https://doi.org/10.1109/idt.2015.7396738","title":"Multiple fault testing in systems-on-chip with high-level decision diagrams","display_name":"Multiple fault testing in systems-on-chip with high-level decision diagrams","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2533852066","doi":"https://doi.org/10.1109/idt.2015.7396738","mag":"2533852066"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2015.7396738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2015.7396738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":true,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Computer Engineering Department, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065172476","display_name":"Adeboye Stephen Oyeniran","orcid":"https://orcid.org/0000-0002-6344-3875"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Stephen Adeboye Oyeniran","raw_affiliation_strings":["Computer Engineering Department, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084779692","display_name":"Mario Sch\u00f6lzel","orcid":"https://orcid.org/0000-0002-9552-7045"},"institutions":[{"id":"https://openalex.org/I176453806","display_name":"University of Potsdam","ror":"https://ror.org/03bnmw459","country_code":"DE","type":"education","lineage":["https://openalex.org/I176453806"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Scholzel","raw_affiliation_strings":["University of Potsdam"],"affiliations":[{"raw_affiliation_string":"University of Potsdam","institution_ids":["https://openalex.org/I176453806"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109343429","display_name":"H.T. Vierhaus","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146756","display_name":"Brandenburg University of Applied Sciences","ror":"https://ror.org/04qj3gf68","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210146756"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Heinrich T. Vierhaus","raw_affiliation_strings":["Technical University of Brandenburg, Germany"],"affiliations":[{"raw_affiliation_string":"Technical University of Brandenburg, Germany","institution_ids":["https://openalex.org/I4210146756"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010536057"],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":1.9379,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86924394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"c 29","issue":null,"first_page":"66","last_page":"71"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7745499014854431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.651540219783783},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5729129314422607},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5282613039016724},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.4878213703632355},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4749890863895416},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.46605074405670166},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4457385241985321},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39484521746635437},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38724398612976074},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3775792419910431},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.35617589950561523},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34438812732696533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21813282370567322},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16862991452217102},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15849527716636658},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13464686274528503}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7745499014854431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.651540219783783},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5729129314422607},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5282613039016724},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.4878213703632355},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4749890863895416},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.46605074405670166},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4457385241985321},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39484521746635437},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38724398612976074},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3775792419910431},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.35617589950561523},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34438812732696533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21813282370567322},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16862991452217102},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15849527716636658},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13464686274528503},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2015.7396738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2015.7396738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Design & Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.75}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1836933035","https://openalex.org/W1964747036","https://openalex.org/W2105850285","https://openalex.org/W2107944635","https://openalex.org/W2111701647","https://openalex.org/W2141361670","https://openalex.org/W2152040677","https://openalex.org/W2171716781","https://openalex.org/W3136036009","https://openalex.org/W4206990760","https://openalex.org/W4245450710","https://openalex.org/W4249279997"],"related_works":["https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1555400249","https://openalex.org/W2031110496","https://openalex.org/W2157154381","https://openalex.org/W2568949342","https://openalex.org/W2037862379","https://openalex.org/W4253743993","https://openalex.org/W1923485359"],"abstract_inverted_index":{"A":[0],"new":[1],"method":[2,121,153],"of":[3,12,19,22,29,64,78,90,108,128,148,151],"high":[4],"level":[5,131],"test":[6,13,60,67,132],"generation":[7],"based":[8],"on":[9],"the":[10,17,38,50,57,66,75,79,83,91,96,106,129,149,152],"concept":[11],"groups":[14,68],"to":[15,34,46,70],"prove":[16],"correctness":[18],"a":[20,126,146],"part":[21],"system":[23,80],"functionality":[24],"is":[25,69,154],"proposed.":[26],"High-level":[27],"faults":[28,58],"any":[30],"multiplicity":[31],"are":[32,117],"assumed":[33],"be":[35,43,123],"present":[36],"in":[37,139],"system,":[39],"however,":[40],"there":[41],"will":[42,101],"no":[44],"need":[45],"enumerate":[47],"them.":[48],"Unlike":[49],"known":[51],"approaches,":[52],"we":[53],"do":[54],"not":[55],"target":[56],"as":[59,125],"objectives.":[61],"The":[62,119],"goal":[63],"using":[65],"extend":[71],"step":[72,74],"by":[73,81],"fault-free":[76,137],"core":[77],"exploiting":[82],"knowledge":[84],"about":[85],"already":[86],"successfully":[87],"tested":[88],"parts":[89],"system.":[92],"In":[93],"case":[94],"when":[95],"proof":[97],"fails,":[98],"fault":[99,110],"diagnosis":[100],"follow.":[102],"To":[103],"cope":[104],"with":[105],"complexity":[107,150],"multiple":[109],"masking":[111],"mechanisms,":[112],"high-level":[113],"decision":[114],"diagrams":[115],"(HLDD)":[116],"used.":[118],"proposed":[120],"can":[122],"regarded":[124],"generalization":[127],"logic":[130],"pair":[133],"approach":[134],"for":[135],"identifying":[136],"wires":[138],"gate-level":[140],"networks.":[141],"Preliminary":[142],"experimental":[143],"results,":[144],"and":[145],"discussion":[147],"presented.":[155]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}