{"id":"https://openalex.org/W2546806458","doi":"https://doi.org/10.1109/idt.2014.7038616","title":"A survey of GF (2&lt;sup&gt;m&lt;/sup&gt;) multipliers on FPGA","display_name":"A survey of GF (2&lt;sup&gt;m&lt;/sup&gt;) multipliers on FPGA","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2546806458","doi":"https://doi.org/10.1109/idt.2014.7038616","mag":"2546806458"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067817418","display_name":"Haichour Amina Selma","orcid":null},"institutions":[{"id":"https://openalex.org/I3121272148","display_name":"University of Boumerdes","ror":"https://ror.org/02dveg925","country_code":"DZ","type":"education","lineage":["https://openalex.org/I3121272148"]}],"countries":["DZ"],"is_corresponding":true,"raw_author_name":"Haichour Amina Selma","raw_affiliation_strings":["LIMOSE laboratory, University M'hamed Bougara of Boumerdes, Boumerdes, Algeria"],"affiliations":[{"raw_affiliation_string":"LIMOSE laboratory, University M'hamed Bougara of Boumerdes, Boumerdes, Algeria","institution_ids":["https://openalex.org/I3121272148"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028335628","display_name":"M. Hamadouche","orcid":"https://orcid.org/0000-0001-8505-3715"},"institutions":[{"id":"https://openalex.org/I3121272148","display_name":"University of Boumerdes","ror":"https://ror.org/02dveg925","country_code":"DZ","type":"education","lineage":["https://openalex.org/I3121272148"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Hamadouche M'hamed","raw_affiliation_strings":["LIMOSE laboratory, University M'hamed Bougara of Boumerdes, Boumerdes, Algeria"],"affiliations":[{"raw_affiliation_string":"LIMOSE laboratory, University M'hamed Bougara of Boumerdes, Boumerdes, Algeria","institution_ids":["https://openalex.org/I3121272148"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067817418"],"corresponding_institution_ids":["https://openalex.org/I3121272148"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.43950816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"128","issue":null,"first_page":"215","last_page":"218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8163500428199768},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.795676589012146},{"id":"https://openalex.org/keywords/gf","display_name":"GF(2)","score":0.719589352607727},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.685299277305603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6071823835372925},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5846046805381775},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5635236501693726},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4890769124031067},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2769314646720886},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25486165285110474},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.20388087630271912},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.06368294358253479}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8163500428199768},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.795676589012146},{"id":"https://openalex.org/C156350748","wikidata":"https://www.wikidata.org/wiki/Q5513324","display_name":"GF(2)","level":3,"score":0.719589352607727},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.685299277305603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6071823835372925},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5846046805381775},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5635236501693726},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4890769124031067},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2769314646720886},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25486165285110474},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.20388087630271912},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.06368294358253479},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1522228241","https://openalex.org/W1540945387","https://openalex.org/W1991514911","https://openalex.org/W2003736153","https://openalex.org/W2036378739","https://openalex.org/W2092251417","https://openalex.org/W2101597287","https://openalex.org/W2103774873","https://openalex.org/W2111875447","https://openalex.org/W2131471090","https://openalex.org/W3041379456","https://openalex.org/W6631260050","https://openalex.org/W6651121328"],"related_works":["https://openalex.org/W843373033","https://openalex.org/W2587136861","https://openalex.org/W1610354793","https://openalex.org/W2785547368","https://openalex.org/W2390270234","https://openalex.org/W793948417","https://openalex.org/W2036954759","https://openalex.org/W2057797376","https://openalex.org/W2090319426","https://openalex.org/W2506252583"],"abstract_inverted_index":{"Finite":[0],"field":[1,13],"multiplication":[2,38],"is":[3],"one":[4],"of":[5,27,29,49,52,57],"the":[6,11,22,25,30,50],"most":[7],"important":[8],"operation":[9],"in":[10,55],"finite":[12],"arithmetic.":[14],"This":[15],"paper":[16],"presents":[17],"a":[18,43,73,87],"study":[19],"that":[20,64],"compares":[21],"architectures":[23],"and":[24,59,70,91],"performances":[26],"some":[28],"major":[31],"GF":[32],"(2":[33],"<sup":[34],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[35],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sup>":[36],")":[37],"algorithms.":[39],"Hardware":[40],"implementation":[41],"on":[42],"reconfigurable":[44],"circuit":[45],"(FPGA)":[46],"allowed":[47],"assessment":[48],"performance":[51],"architecture":[53],"multipliers":[54,66,79],"terms":[56],"area":[58,69,82,90],"time":[60],"complexities.":[61],"Results":[62],"show":[63],"serial/sequential":[65],"require":[67],"less":[68],"lead":[71],"to":[72],"small":[74],"computational":[75],"drawback,":[76],"whereas":[77],"parallel/combinational":[78],"consume":[80],"more":[81],"but":[83],"are":[84],"faster.":[85],"Thus":[86],"trade-off":[88],"between":[89],"speed":[92],"should":[93],"be":[94],"obtained":[95],"using":[96],"hybrid":[97],"multipliers.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
