{"id":"https://openalex.org/W2541683493","doi":"https://doi.org/10.1109/idt.2014.7038609","title":"A new efficient reduction scheme to implement tree multipliers on FPGAs","display_name":"A new efficient reduction scheme to implement tree multipliers on FPGAs","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2541683493","doi":"https://doi.org/10.1109/idt.2014.7038609","mag":"2541683493"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051492105","display_name":"Khaldoon Mhaidat","orcid":null},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":true,"raw_author_name":"Khaldoon M. Mhaidat","raw_affiliation_strings":["Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014712692","display_name":"Abdulmughni Y. Hamzah","orcid":null},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Abdulmughni Y. Hamzah","raw_affiliation_strings":["Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051492105"],"corresponding_institution_ids":["https://openalex.org/I156983542"],"apc_list":null,"apc_paid":null,"fwci":0.4187,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70876875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"180","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7676961421966553},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7288628816604614},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.65140700340271},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5834349393844604},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.572446882724762},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5401346683502197},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5335500836372375},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.49970078468322754},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4322059154510498},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38182783126831055},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33951276540756226},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3243509829044342},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17179539799690247}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7676961421966553},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7288628816604614},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.65140700340271},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5834349393844604},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.572446882724762},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5401346683502197},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5335500836372375},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.49970078468322754},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4322059154510498},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38182783126831055},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33951276540756226},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3243509829044342},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17179539799690247},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1510115303","https://openalex.org/W1974390561","https://openalex.org/W1983849809","https://openalex.org/W1994527619","https://openalex.org/W2016029414","https://openalex.org/W2048773562","https://openalex.org/W2076793873","https://openalex.org/W2110452354","https://openalex.org/W2127063049","https://openalex.org/W2128061800","https://openalex.org/W2134917725","https://openalex.org/W2544823085","https://openalex.org/W3140847110","https://openalex.org/W3145668619","https://openalex.org/W3149259355"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W1876592433","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2083269738","https://openalex.org/W2131696304","https://openalex.org/W2604877941","https://openalex.org/W2374017528","https://openalex.org/W4239932082","https://openalex.org/W2390885485"],"abstract_inverted_index":{"Fast":[0],"multipliers":[1,20,30,33,58],"are":[2,21],"essential":[3],"for":[4,72],"many":[5],"applications":[6],"such":[7],"as":[8],"digital":[9],"signal":[10],"processing":[11],"(DSP)":[12],"and":[13,15,42,113,130,145,153,166,170],"image":[14],"video":[16],"processing.":[17],"Tree":[18],"parallel":[19],"the":[22,73,99,126,150,160],"fastest":[23],"ones.":[24],"The":[25,80,91],"only":[26],"disadvantage":[27],"of":[28,40,88,93,101],"tree":[29,57,156],"over":[31],"serial":[32],"is":[34,69,82,96,162],"its":[35],"high":[36],"cost":[37],"in":[38,65,78,109],"terms":[39],"area":[41,112],"power":[43],"dissipation.":[44],"In":[45],"this":[46,94],"paper,":[47],"we":[48],"present":[49],"a":[50,66,86],"new":[51],"efficient":[52],"reduction":[53,102,106,155],"scheme":[54,81,95,142],"to":[55,97,104,119,125],"implement":[56],"on":[59,84],"field":[60],"programmable":[61],"gate":[62],"arrays":[63],"(FPGAs)":[64],"way":[67],"that":[68,140],"more":[70],"suitable":[71],"lookup":[74],"tables":[75],"(LUTs)":[76],"structure":[77],"FPGAs.":[79],"based":[83],"using":[85,134],"library":[87],"m.n":[89],"counters.":[90],"aim":[92],"minimize":[98],"number":[100],"steps":[103],"maximize":[105],"ratio":[107],"which":[108],"turn":[110],"reduces":[111],"delay.":[114],"A":[115],"script":[116],"was":[117],"written":[118],"automate":[120],"Verilog":[121],"code":[122],"generation":[123],"according":[124],"proposed":[127],"scheme.":[128],"Simulation":[129],"synthesis":[131],"were":[132],"conducted":[133],"Xilinx":[135],"ISE":[136],"suite.":[137],"Results":[138],"show":[139],"our":[141],"needs":[143],"13.4%":[144],"32.6%":[146],"less":[147,163],"LUTs":[148],"than":[149,168],"well-known":[151],"Dadda":[152,169],"Wallace":[154,171],"schemes,":[157,172],"respectively.":[158,173],"Also,":[159],"delay":[161],"by":[164],"44.8%":[165],"52.8%":[167]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}