{"id":"https://openalex.org/W2542694539","doi":"https://doi.org/10.1109/idt.2014.7038606","title":"Rapid prototyping of PVS into FPGA: From model based design to FPGA/ASICs implementation","display_name":"Rapid prototyping of PVS into FPGA: From model based design to FPGA/ASICs implementation","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2542694539","doi":"https://doi.org/10.1109/idt.2014.7038606","mag":"2542694539"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052444192","display_name":"Sabrina Titri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":true,"raw_author_name":"Sabrina Titri","raw_affiliation_strings":["Division Micro\u00e9lectronique et Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Alger, Algeria"],"affiliations":[{"raw_affiliation_string":"Division Micro\u00e9lectronique et Nanotechnologies, Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Alger, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015557242","display_name":"Ch\u00e9rif Larb\u00e8s","orcid":"https://orcid.org/0000-0002-3135-6953"},"institutions":[{"id":"https://openalex.org/I2802493600","display_name":"Polytechnic School of Algiers","ror":"https://ror.org/05t0zwy08","country_code":"DZ","type":"education","lineage":["https://openalex.org/I2802493600"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Cherif Larbes","raw_affiliation_strings":["Ecole Nationale Polytechnique, LDCCPV, Alger, Algerie"],"affiliations":[{"raw_affiliation_string":"Ecole Nationale Polytechnique, LDCCPV, Alger, Algerie","institution_ids":["https://openalex.org/I2802493600"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031881388","display_name":"Kamal Youcef Toumi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110987","display_name":"IIT@MIT","ror":"https://ror.org/01wp8zh54","country_code":"US","type":"facility","lineage":["https://openalex.org/I30771326","https://openalex.org/I4210110987"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kamal Youcef Toumi","raw_affiliation_strings":["MIT, Boston, USA"],"affiliations":[{"raw_affiliation_string":"MIT, Boston, USA","institution_ids":["https://openalex.org/I4210110987"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052444192"],"corresponding_institution_ids":["https://openalex.org/I4210102186"],"apc_list":null,"apc_paid":null,"fwci":0.2261,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.60358687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"162","last_page":"167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10468","display_name":"Photovoltaic System Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2105","display_name":"Renewable Energy, Sustainability and the Environment"},"field":{"id":"https://openalex.org/fields/21","display_name":"Energy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10468","display_name":"Photovoltaic System Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2105","display_name":"Renewable Energy, Sustainability and the Environment"},"field":{"id":"https://openalex.org/fields/21","display_name":"Energy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12309","display_name":"solar cell performance optimization","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8754655122756958},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7395901679992676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6728090643882751},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6490000486373901},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6221975088119507},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5962304472923279},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4719858765602112},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.45656973123550415},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4517563581466675},{"id":"https://openalex.org/keywords/model-based-design","display_name":"Model-based design","score":0.4388420283794403},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32215771079063416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19677692651748657},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.1265077292919159}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8754655122756958},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7395901679992676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6728090643882751},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6490000486373901},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6221975088119507},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5962304472923279},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4719858765602112},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.45656973123550415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4517563581466675},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.4388420283794403},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32215771079063416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19677692651748657},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.1265077292919159},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2041763650","https://openalex.org/W2064495614","https://openalex.org/W2072637731","https://openalex.org/W2094168702","https://openalex.org/W2145804350"],"related_works":["https://openalex.org/W2007173547","https://openalex.org/W2997602288","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2905116260","https://openalex.org/W1867979892","https://openalex.org/W2382673458","https://openalex.org/W3162338610","https://openalex.org/W2376218453"],"abstract_inverted_index":{"A":[0],"wide":[1],"variety":[2],"of":[3,46,58,121,141,173],"maximum":[4],"power":[5],"point":[6],"tracking":[7],"(MPPT)":[8],"algorithms":[9,21],"for":[10,43,136],"photovoltaic":[11],"systems":[12],"(PVS)":[13],"have":[14],"been":[15,106,146],"proposed":[16,102],"and":[17,31,83,94,113,127],"developed.":[18],"These":[19],"MPPT":[20,116],"vary":[22],"in":[23,85],"many":[24],"aspects":[25],"such":[26],"as":[27],"the":[28,56,59,67,71,79,109,122,142,158,170],"selected":[29],"criteria":[30],"techniques":[32],"used.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37,54],"propose":[38,55],"an":[39],"effective":[40],"design":[41,62,103],"methodology":[42,104],"hardware":[44],"implementation":[45],"PVS":[47,174],"into":[48,166],"FPGA/ASICs.":[49],"To":[50],"achieve":[51],"our":[52],"goal,":[53],"application":[57],"model":[60,120],"based":[61],"at":[63],"high":[64],"level":[65],"using":[66],"Matlab/Simulink":[68,119],"which":[69,168],"includes":[70],"HDL":[72],"Coder":[73],"Tool.":[74],"The":[75,101,118,138],"approach":[76],"will":[77],"assist":[78],"designer":[80],"to":[81,98,108,129],"develop":[82],"prototype":[84],"a":[86,149],"relatively":[87],"short":[88],"time":[89,92],"by":[90],"eliminating":[91],"consuming":[93],"error":[95],"prone":[96],"due":[97],"manual":[99],"coding.":[100],"has":[105,145],"applied":[107],"well":[110],"know":[111],"Pertub":[112],"Observe":[114],"(P&O)":[115],"controller.":[117],"P&O":[123,143],"controller":[124,144],"is":[125],"optimized":[126],"converted":[128],"target,":[130],"Hardware":[131],"Description":[132],"Language":[133],"(HDL)":[134],"code":[135,161],"FPGA/ASIC.":[137],"whole":[139],"architecture":[140],"implemented":[147],"on":[148],"Xilinx":[150],"Spartan":[151],"3E":[152],"prototyping":[153,172],"board.":[154],"We":[155],"demonstrate":[156],"that":[157],"generated":[159],"RTL":[160],"can":[162],"be":[163],"easily":[164],"mapped":[165],"FPGA/ASICs,":[167],"allow":[169],"rapid":[171],"with":[175],"more":[176],"complex":[177],"algorithms.":[178]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}