{"id":"https://openalex.org/W2174472167","doi":"https://doi.org/10.1109/idt.2014.7038603","title":"Parallel computing using memristive crossbar networks: Nullifying the processor-memory bottleneck","display_name":"Parallel computing using memristive crossbar networks: Nullifying the processor-memory bottleneck","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2174472167","doi":"https://doi.org/10.1109/idt.2014.7038603","mag":"2174472167"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038603","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/1797","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067109059","display_name":"Alvaro Velasquez","orcid":"https://orcid.org/0000-0001-6757-105X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alvaro Velasquez","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of Central Florida, Orlando, FL"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075978538","display_name":"Sumit Kumar Jha","orcid":"https://orcid.org/0000-0003-0354-2940"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumit Kumar Jha","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of Central Florida, Orlando, FL"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067109059"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":1.4867,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.85354556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9287405610084534},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.7507032155990601},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7452412247657776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7398411631584167},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7211922407150269},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6012344360351562},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5336042046546936},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4849870204925537},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43928784132003784},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.41470232605934143},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41263046860694885},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35291188955307007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31371229887008667},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1745244264602661},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14068925380706787},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11160221695899963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09927260875701904},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09156030416488647}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9287405610084534},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.7507032155990601},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7452412247657776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7398411631584167},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7211922407150269},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6012344360351562},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5336042046546936},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4849870204925537},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43928784132003784},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.41470232605934143},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41263046860694885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35291188955307007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31371229887008667},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1745244264602661},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14068925380706787},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11160221695899963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09927260875701904},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09156030416488647},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/idt.2014.7038603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038603","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-2796","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/1797","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-2796","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/1797","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1461494254","https://openalex.org/W1916634399","https://openalex.org/W1971215309","https://openalex.org/W1993214330","https://openalex.org/W1997629593","https://openalex.org/W1999085092","https://openalex.org/W2015597934","https://openalex.org/W2056839951","https://openalex.org/W2059441802","https://openalex.org/W2069418413","https://openalex.org/W2102255233","https://openalex.org/W2122148191","https://openalex.org/W2126856948","https://openalex.org/W2177957871","https://openalex.org/W2497735908","https://openalex.org/W3182208082","https://openalex.org/W6675347859"],"related_works":["https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2005875039","https://openalex.org/W2015477599","https://openalex.org/W2548135880","https://openalex.org/W2144085790","https://openalex.org/W3177379469","https://openalex.org/W2516929886","https://openalex.org/W4253441086","https://openalex.org/W2942778963"],"abstract_inverted_index":{"We":[0,106],"are":[1],"quickly":[2],"reaching":[3],"an":[4],"impasse":[5],"to":[6,22,53],"the":[7,29,59,81,93,97,108],"number":[8],"of":[9,32,37,49,70,99,110],"transistors":[10],"that":[11],"can":[12],"be":[13],"squeezed":[14],"onto":[15],"a":[16,23,44,67],"single":[17],"chip.":[18],"This":[19],"has":[20],"led":[21],"scramble":[24],"for":[25,74,96,102],"new":[26,33],"nanotechnologies":[27],"and":[28,55,85,101],"subsequent":[30],"emergence":[31],"computing":[34,75],"architectures":[35,90],"capable":[36],"exploiting":[38],"these":[39],"nano-devices.":[40],"The":[41],"memristor":[42],"is":[43],"promising":[45],"More-than-Moore":[46],"device":[47],"because":[48],"its":[50],"unique":[51],"ability":[52],"store":[54],"manipulate":[56],"data":[57,100],"on":[58,113],"same":[60],"device.":[61],"In":[62],"this":[63],"paper,":[64],"we":[65],"propose":[66],"flexible":[68],"architecture":[69],"memristive":[71],"crossbar":[72,94],"networks":[73],"Boolean":[76,104,119],"formulas.":[77],"Our":[78],"design":[79],"nullifies":[80],"gap":[82],"between":[83],"processor":[84],"memory":[86],"in":[87],"von":[88],"Neumann":[89],"by":[91],"using":[92],"both":[95],"storage":[98],"performing":[103],"computations.":[105],"demonstrate":[107],"effectiveness":[109],"our":[111],"approach":[112],"practically":[114],"important":[115],"computations,":[116],"including":[117],"parallel":[118],"matrix":[120],"multiplication.":[121]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}