{"id":"https://openalex.org/W2546945562","doi":"https://doi.org/10.1109/idt.2014.7038601","title":"BDD based synthesis of Boolean functions using memristors","display_name":"BDD based synthesis of Boolean functions using memristors","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2546945562","doi":"https://doi.org/10.1109/idt.2014.7038601","mag":"2546945562"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081263500","display_name":"Sayak Chakraborti","orcid":"https://orcid.org/0000-0001-8773-5808"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sayak Chakraborti","raw_affiliation_strings":["Dept. of Computer Science & Technology, Indian Institute of Engineering Science & Technology, Shibpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Indian Institute of Engineering Science & Technology, Shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050519320","display_name":"Paturi Varun Chowdhary","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Paturi Varun Chowdhary","raw_affiliation_strings":["Dept. of Computer Science & Engg., Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Engg., Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088951659","display_name":"Kamalika Datta","orcid":"https://orcid.org/0000-0003-1191-998X"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kamalika Datta","raw_affiliation_strings":["Dept. of Computer Science & Engg., National Institute of Technology Meghalaya, Shillong, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Engg., National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103023953","display_name":"Indranil Sengupta","orcid":"https://orcid.org/0000-0002-5438-6653"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indranil Sengupta","raw_affiliation_strings":["Dept. of Computer Science & Engg., Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Engg., Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.6846,"has_fulltext":false,"cited_by_count":60,"citation_normalized_percentile":{"value":0.95538487,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"136","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9276736974716187},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6507776975631714},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6353824138641357},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6039765477180481},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.5876436233520508},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5513958930969238},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5331709980964661},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5004408359527588},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4828927516937256},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.4778675436973572},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4235288202762604},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.41549187898635864},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.41110581159591675},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.38840505480766296},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3685080111026764},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.320826917886734},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.28269386291503906},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2742329239845276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19777774810791016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17417269945144653},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12098714709281921},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10611402988433838},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10193848609924316},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.08831802010536194}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9276736974716187},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6507776975631714},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6353824138641357},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6039765477180481},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.5876436233520508},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5513958930969238},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5331709980964661},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5004408359527588},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4828927516937256},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.4778675436973572},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4235288202762604},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.41549187898635864},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.41110581159591675},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.38840505480766296},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3685080111026764},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.320826917886734},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.28269386291503906},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2742329239845276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19777774810791016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17417269945144653},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12098714709281921},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10611402988433838},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10193848609924316},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.08831802010536194},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2025674646","https://openalex.org/W2026076846","https://openalex.org/W2032575251","https://openalex.org/W2050639295","https://openalex.org/W2059441802","https://openalex.org/W2066280488","https://openalex.org/W2079756960","https://openalex.org/W2086867508","https://openalex.org/W2112181056","https://openalex.org/W2122148191","https://openalex.org/W2155952358","https://openalex.org/W2162651880","https://openalex.org/W2170095368","https://openalex.org/W6663066457"],"related_works":["https://openalex.org/W2295716705","https://openalex.org/W4248224315","https://openalex.org/W2169792446","https://openalex.org/W2187008505","https://openalex.org/W2361406953","https://openalex.org/W4360919330","https://openalex.org/W2390183607","https://openalex.org/W1967845326","https://openalex.org/W1552215787","https://openalex.org/W2744202010"],"abstract_inverted_index":{"Very":[0],"recently":[1],"a":[2,20,102,107,112],"new":[3],"passive":[4],"circuit":[5],"element":[6],"called":[7],"memristor":[8,125],"has":[9,31,43],"been":[10,32],"extensively":[11],"investigated":[12],"by":[13],"researchers,":[14],"which":[15,78],"can":[16,55,79],"be":[17,58,80],"used":[18],"for":[19],"variety":[21],"of":[22,64,94],"applications.":[23],"This":[24,42],"two-terminal":[25],"device":[26],"having":[27],"few":[28],"nanometer":[29],"dimensions":[30],"experimentally":[33],"shown":[34],"to":[35,49,124],"possess":[36],"both":[37],"memory":[38],"and":[39,99,119],"resistor":[40],"properties.":[41],"also":[44],"received":[45],"great":[46],"attention":[47],"due":[48],"the":[50,65,122],"fact":[51],"that":[52,105],"these":[53],"devices":[54],"very":[56,81],"easily":[57],"integrated":[59],"on":[60,74],"CMOS":[61],"subsystems.":[62],"Most":[63],"logic":[66],"design":[67],"works":[68],"in":[69],"this":[70,87],"context":[71],"are":[72],"based":[73],"material":[75],"implication":[76],"operation":[77],"efficiently":[82],"implemented":[83],"using":[84,97],"memristors.":[85],"In":[86],"paper":[88],"we":[89],"propose":[90],"an":[91],"efficient":[92],"realization":[93],"2-to-1":[95],"multiplexer":[96],"memristors,":[98],"hence":[100],"present":[101],"synthesis":[103],"methodology":[104],"represents":[106],"given":[108],"Boolean":[109],"function":[110],"as":[111],"Reduced":[113],"Ordered":[114],"Binary":[115],"Decision":[116],"Diagram":[117],"(ROBDD)":[118],"then":[120],"maps":[121],"same":[123],"implementation.":[126]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}