{"id":"https://openalex.org/W2551114080","doi":"https://doi.org/10.1109/idt.2014.7038600","title":"Modeling sequential circuits with shared structurally synthesized BDDs","display_name":"Modeling sequential circuits with shared structurally synthesized BDDs","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2551114080","doi":"https://doi.org/10.1109/idt.2014.7038600","mag":"2551114080"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, TU Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TU Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034079963","display_name":"Mihhail Marenkov","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Mihhail Marenkov","raw_affiliation_strings":["Department of Computer Engineering, TU Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TU Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065669857","display_name":"Dmitri Mironov","orcid":"https://orcid.org/0009-0008-7223-1939"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Dmitri Mironov","raw_affiliation_strings":["Department of Computer Engineering, TU Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TU Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020959049","display_name":"Vladimir Viies","orcid":"https://orcid.org/0000-0002-7628-3225"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Vladimir Viies","raw_affiliation_strings":["Department of Computer Engineering, TU Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TU Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"c 41","issue":null,"first_page":"130","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6285167336463928},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6038376092910767},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5183237791061401},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5137602090835571},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4909129738807678},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4655023217201233},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.41932979226112366},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3791581392288208},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.320731520652771},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.31079405546188354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13603395223617554},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07366481423377991}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6285167336463928},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6038376092910767},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5183237791061401},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5137602090835571},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4909129738807678},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4655023217201233},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.41932979226112366},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3791581392288208},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.320731520652771},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.31079405546188354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13603395223617554},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07366481423377991},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2023826858","https://openalex.org/W2080267935","https://openalex.org/W2109508018","https://openalex.org/W2111525550","https://openalex.org/W2126693329","https://openalex.org/W2152040677","https://openalex.org/W2152406824","https://openalex.org/W2159880265","https://openalex.org/W2168881618","https://openalex.org/W2498884586","https://openalex.org/W6684734693"],"related_works":["https://openalex.org/W2166897423","https://openalex.org/W2746929098","https://openalex.org/W2620568181","https://openalex.org/W1970410908","https://openalex.org/W2782719366","https://openalex.org/W2160179184","https://openalex.org/W3216610475","https://openalex.org/W4296473373","https://openalex.org/W2515747490","https://openalex.org/W2352104657"],"abstract_inverted_index":{"A":[0,61],"novel":[1],"type":[2],"of":[3,27,44,67,82,99,111,117],"BDDs":[4,9,69],"called":[5],"Shared":[6],"Structurally":[7],"Synthesized":[8],"(S":[10],"<sup":[11],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[12],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[13],"BDD)":[14],"is":[15,30,39,63,104],"presented":[16],"for":[17,21,65,86],"modeling":[18],"sequential":[19,59,73],"circuits":[20],"fault":[22,83,102,120,124],"simulation":[23,100,125],"purposes.":[24],"The":[25],"size":[26,37],"S":[28,68],"BDD":[29],"in":[31,50,56,115],"linear":[32],"correlation":[33],"with":[34],"the":[35,42,48,51,57,71,79,93,96,109,112],"circuit":[36],"and":[38,53,88,101,122],"characterized":[40],"by":[41],"property":[43],"one-to-one":[45],"mapping":[46],"between":[47],"nodes":[49],"graph":[52],"signal":[54],"paths":[55],"corresponding":[58],"circuit.":[60],"method":[62],"proposed":[64],"synthesis":[66],"from":[70],"given":[72],"circuit,":[74],"which":[75],"produces":[76],"as":[77],"side-effect":[78],"collapsed":[80],"set":[81,121],"sites":[84],"both":[85],"stuck-at":[87],"delay":[89],"faults.":[90],"Thanks":[91],"to":[92],"model":[94,114],"compression,":[95],"increased":[97],"speed":[98],"reasoning":[103],"expected.":[105],"Experimental":[106],"results":[107],"demonstrate":[108],"advantages":[110],"new":[113],"terms":[116],"size,":[118],"reduced":[119],"estimated":[123],"speed.":[126]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}