{"id":"https://openalex.org/W2539225523","doi":"https://doi.org/10.1109/idt.2014.7038592","title":"Multi-device layout templates for nanometer analog design","display_name":"Multi-device layout templates for nanometer analog design","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2539225523","doi":"https://doi.org/10.1109/idt.2014.7038592","mag":"2539225523"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049248268","display_name":"Mohannad Elshawy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["GB","HU"],"is_corresponding":true,"raw_author_name":"Mohannad Elshawy","raw_affiliation_strings":["Mentor Graphics Corporation"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000468193","display_name":"Mohamed Dessouky","orcid":"https://orcid.org/0000-0003-3829-6284"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Mentor Graphics Corporation"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058510297","display_name":"Sherif M. Saif","orcid":"https://orcid.org/0000-0002-9014-5590"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Sherif Saif","raw_affiliation_strings":["Mentor Graphics Corporation"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062872931","display_name":"Sherif Mansour","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Sherif Mansour","raw_affiliation_strings":["Mentor Graphics Corporation"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016238101","display_name":"Ed Petrus","orcid":null},"institutions":[{"id":"https://openalex.org/I4210099704","display_name":"Mentor","ror":"https://ror.org/016grqh48","country_code":"GB","type":"nonprofit","lineage":["https://openalex.org/I4210099704"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["GB","HU"],"is_corresponding":false,"raw_author_name":"Ed Petrus","raw_affiliation_strings":["Mentor Graphics Corporation"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation","institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5049248268"],"corresponding_institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210099704"],"apc_list":null,"apc_paid":null,"fwci":0.8373,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78800199,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.7241968512535095},{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.7085530161857605},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7009171843528748},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6201178431510925},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5764486193656921},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.5289552211761475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5237067937850952},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4739820063114166},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.46084949374198914},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.44315510988235474},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43755242228507996},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4237416386604309},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4104140102863312},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3450874090194702},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32120171189308167},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.313524067401886},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.21964925527572632},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.17384648323059082},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1532856822013855},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09701520204544067},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.08229526877403259},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07862067222595215}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.7241968512535095},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.7085530161857605},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7009171843528748},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6201178431510925},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5764486193656921},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.5289552211761475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5237067937850952},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4739820063114166},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.46084949374198914},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.44315510988235474},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43755242228507996},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4237416386604309},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4104140102863312},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3450874090194702},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32120171189308167},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.313524067401886},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.21964925527572632},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.17384648323059082},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1532856822013855},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09701520204544067},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.08229526877403259},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07862067222595215},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2097345923","https://openalex.org/W2121456807","https://openalex.org/W2147950839","https://openalex.org/W2148808647","https://openalex.org/W2162005677","https://openalex.org/W4237435002","https://openalex.org/W6683453195"],"related_works":["https://openalex.org/W2158511068","https://openalex.org/W2091329789","https://openalex.org/W2003092850","https://openalex.org/W583900352","https://openalex.org/W2123992435","https://openalex.org/W2357425846","https://openalex.org/W2248366743","https://openalex.org/W4244670741","https://openalex.org/W2595178692","https://openalex.org/W2107511488"],"abstract_inverted_index":{"With":[0],"the":[1,18],"advance":[2],"of":[3,21,32,87],"nanoscale":[4],"fabrication":[5],"processes,":[6],"well-known":[7],"common-centroid":[8],"analog":[9,37],"layout":[10,30,86],"techniques":[11,46],"are":[12,67],"no":[13],"longer":[14],"sufficient":[15],"to":[16],"guarantee":[17],"required":[19],"level":[20],"device":[22],"matching.":[23],"This":[24],"paper":[25],"proposes":[26],"a":[27,88],"complex":[28],"multi-device":[29],"generator":[31],"highly":[33],"matched":[34],"devices":[35],"for":[36,47,69,80],"circuit":[38],"design.":[39],"The":[40,85],"proposed":[41],"tool":[42],"offers":[43],"different":[44,53],"placement":[45],"alternative":[48],"layouts,":[49],"as":[50,52,93],"well":[51],"matching":[54],"strategies":[55],"with":[56],"focus":[57],"on":[58],"common-centroid,":[59],"lithography":[60],"and":[61,83],"stress":[62],"effect":[63],"mitigation.":[64],"Device":[65],"arrays":[66],"key":[68],"producing":[70],"uniform,":[71],"litho-friendly":[72],"layouts.":[73],"Generic":[74],"array":[75],"templates":[76],"can":[77],"be":[78],"generated":[79],"transistors,":[81],"resistors":[82],"capacitors.":[84],"switched-capacitor":[89],"integrator":[90],"is":[91],"given":[92],"an":[94],"example.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}