{"id":"https://openalex.org/W2544905838","doi":"https://doi.org/10.1109/idt.2014.7038589","title":"Integration of STT-MRAM model into CACTI simulator","display_name":"Integration of STT-MRAM model into CACTI simulator","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2544905838","doi":"https://doi.org/10.1109/idt.2014.7038589","mag":"2544905838"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/2587977/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068665274","display_name":"S. Arcaro","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"S. Arcaro","raw_affiliation_strings":["Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Di Carlo","raw_affiliation_strings":["Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034809609","display_name":"Marco Indaco","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Indaco","raw_affiliation_strings":["Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055961345","display_name":"D. Pala","orcid":"https://orcid.org/0000-0001-7316-555X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Pala","raw_affiliation_strings":["Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Prinetto","raw_affiliation_strings":["Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071009840","display_name":"Elena Ioana Vatajelu","orcid":"https://orcid.org/0000-0002-4588-1812"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Elena I. Vatajelu","raw_affiliation_strings":["Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dip. di Automatica e Informatica, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5068665274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.4187,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.70894219,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7277383804321289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.663321852684021},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6496834754943848},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5833727717399597},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5238785147666931},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5003352165222168},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.47397321462631226},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46698397397994995},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4355055093765259},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4266743063926697},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37012559175491333},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27985769510269165},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2604829668998718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18806520104408264},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18429020047187805},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11263200640678406}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7277383804321289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.663321852684021},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6496834754943848},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5833727717399597},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5238785147666931},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5003352165222168},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.47397321462631226},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46698397397994995},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4355055093765259},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4266743063926697},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37012559175491333},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27985769510269165},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2604829668998718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18806520104408264},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18429020047187805},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11263200640678406},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/idt.2014.7038589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2587977","is_oa":true,"landing_page_url":"http://porto.polito.it/2587977/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2587977","is_oa":true,"landing_page_url":"http://porto.polito.it/2587977/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1976146176","https://openalex.org/W1987201308","https://openalex.org/W2010202670","https://openalex.org/W2017569700","https://openalex.org/W2024405592","https://openalex.org/W2035257891","https://openalex.org/W2042076387","https://openalex.org/W2050870805","https://openalex.org/W2070141955","https://openalex.org/W2079452204","https://openalex.org/W2096470311","https://openalex.org/W2122287325","https://openalex.org/W2150047813","https://openalex.org/W2165093231","https://openalex.org/W2345826588","https://openalex.org/W2464177207","https://openalex.org/W2543205889","https://openalex.org/W3146904821","https://openalex.org/W3152241699","https://openalex.org/W4235904384","https://openalex.org/W6644188864"],"related_works":["https://openalex.org/W2790139797","https://openalex.org/W3146164987","https://openalex.org/W2086829516","https://openalex.org/W2141626281","https://openalex.org/W2472395098","https://openalex.org/W2128922810","https://openalex.org/W1641143370","https://openalex.org/W1908441109","https://openalex.org/W1579280934","https://openalex.org/W2047360450"],"abstract_inverted_index":{"In":[0,72],"the":[1,58,68],"last":[2],"decade,":[3],"academies":[4],"and":[5,32,50,96,104],"private":[6],"companies":[7],"have":[8,39],"actively":[9],"explored":[10],"emerging":[11],"memory":[12,86],"technologies.":[13],"STT-MRAM":[14,69],"in":[15,28,56],"particular":[16],"is":[17,24],"experiencing":[18],"a":[19,77],"rapid":[20],"development":[21],"but":[22,46],"it":[23],"facing":[25],"several":[26],"challenges":[27],"terms":[29],"of":[30],"performance":[31],"reliability.":[33],"Several":[34],"techniques":[35],"at":[36],"cell":[37],"level":[38],"been":[40],"proposed":[41],"to":[42,53,84,93],"mitigate":[43],"such":[44],"issues":[45],"currently":[47],"few":[48],"tools":[49],"methodologies":[51],"exist":[52],"support":[54],"designers":[55],"evaluating":[57],"impact":[59],"that":[60],"specific":[61],"micro-level":[62],"design":[63],"choices":[64],"can":[65],"determine":[66],"on":[67,81],"macro":[70],"design.":[71],"this":[73],"paper":[74],"we":[75],"present":[76],"system-level":[78],"tool":[79,92],"based":[80],"CACTI":[82],"simulator":[83],"assist":[85],"system":[87],"designers.":[88],"We":[89],"use":[90],"our":[91],"generate":[94],"high-performance":[95],"low-power":[97],"cache":[98],"memories":[99],"comparing":[100],"performance,":[101],"energy":[102],"consumption,":[103],"area":[105],"with":[106],"traditional":[107],"SRAM.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-02-26T08:16:20.718346","created_date":"2025-10-10T00:00:00"}