{"id":"https://openalex.org/W2545244456","doi":"https://doi.org/10.1109/idt.2014.7038584","title":"An independent dual gate SOI FinFET soft-error resilient memory cell","display_name":"An independent dual gate SOI FinFET soft-error resilient memory cell","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2545244456","doi":"https://doi.org/10.1109/idt.2014.7038584","mag":"2545244456"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080261012","display_name":"Nikolaos Eftaxiopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Eftaxiopoulos","raw_affiliation_strings":["Department of Computer Science, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067319820","display_name":"Nicholas Axelos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Axelos","raw_affiliation_strings":["Department of Computer Science, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051495057","display_name":"Georgios Zervakis","orcid":"https://orcid.org/0000-0001-8110-7122"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Zervakis","raw_affiliation_strings":["Department of Computer Science, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091367820","display_name":"Kostas Tsoumanis","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Tsoumanis","raw_affiliation_strings":["Department of Computer Science, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088085592","display_name":"Kiamal Pekmestzi","orcid":"https://orcid.org/0000-0001-8612-2700"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Pekmestzi","raw_affiliation_strings":["Department of Computer Science, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27226595,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":null,"first_page":"39","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7539695501327515},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7346196174621582},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6425595283508301},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.6080173254013062},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.5936311483383179},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5901710987091064},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5624879598617554},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5519067645072937},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5459739565849304},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.517277717590332},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.46910935640335083},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.44972115755081177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42989516258239746},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4275580048561096},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.42583397030830383},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4027877748012543},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3612932562828064},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3265121579170227},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30727681517601013},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.22701245546340942},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.13287127017974854}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7539695501327515},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7346196174621582},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6425595283508301},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.6080173254013062},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.5936311483383179},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5901710987091064},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5624879598617554},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5519067645072937},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5459739565849304},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.517277717590332},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.46910935640335083},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.44972115755081177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42989516258239746},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4275580048561096},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.42583397030830383},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4027877748012543},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3612932562828064},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3265121579170227},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30727681517601013},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.22701245546340942},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.13287127017974854},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1549870384","https://openalex.org/W1968121555","https://openalex.org/W1971670074","https://openalex.org/W1972333512","https://openalex.org/W1986838305","https://openalex.org/W1986990212","https://openalex.org/W2030139728","https://openalex.org/W2032797509","https://openalex.org/W2036645499","https://openalex.org/W2048583641","https://openalex.org/W2050431855","https://openalex.org/W2062100817","https://openalex.org/W2069345435","https://openalex.org/W2085733052","https://openalex.org/W2092581164","https://openalex.org/W2092686668","https://openalex.org/W2099569658","https://openalex.org/W2104886115","https://openalex.org/W2106635847","https://openalex.org/W2122334461","https://openalex.org/W2122954231","https://openalex.org/W2122995125","https://openalex.org/W2125067114","https://openalex.org/W2127798145","https://openalex.org/W2130427474","https://openalex.org/W2142386325","https://openalex.org/W2143137068","https://openalex.org/W2144364221","https://openalex.org/W2148019367","https://openalex.org/W2151961246","https://openalex.org/W2153751624","https://openalex.org/W2153953229","https://openalex.org/W2154780975","https://openalex.org/W2155153274","https://openalex.org/W2157634517","https://openalex.org/W2160993194","https://openalex.org/W2161978115","https://openalex.org/W2167756350","https://openalex.org/W2167839483","https://openalex.org/W2173097224","https://openalex.org/W2411208923","https://openalex.org/W2545427823","https://openalex.org/W3021663461","https://openalex.org/W3140899244","https://openalex.org/W3149410719","https://openalex.org/W6647190100","https://openalex.org/W6678842763","https://openalex.org/W6683657071"],"related_works":["https://openalex.org/W2108400598","https://openalex.org/W2527063156","https://openalex.org/W2343845470","https://openalex.org/W4221123967","https://openalex.org/W2042259532","https://openalex.org/W2025041939","https://openalex.org/W2613938152","https://openalex.org/W2802977219","https://openalex.org/W2745265705","https://openalex.org/W3138389653"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"an":[5,101],"8T":[6],"footless":[7],"storage":[8],"element,":[9],"the":[10,32,36,45,51,94],"FFDICE":[11],"(FinFET":[12],"DICE),":[13],"a":[14],"dual":[15],"interlocked":[16],"structure":[17],"using":[18],"Independent":[19],"Gate":[20],"SOI":[21],"FinFET":[22],"transistors":[23],"that":[24,70,93],"exhibits":[25,97],"soft":[26],"error":[27],"resilience":[28],"characteristics.":[29],"Compared":[30],"to":[31,55,67,75,107],"conventional":[33],"DICE":[34],"cell,":[35],"proposed":[37,95],"design":[38],"achieves":[39],"area":[40],"savings":[41],"by":[42],"dispensing":[43],"with":[44],"four":[46],"NMOS":[47],"driver":[48],"transistors,":[49],"retains":[50],"excellent":[52,98],"tolerance":[53],"characteristics":[54],"single":[56],"node":[57,62],"upsets":[58],"and":[59,86],"similar":[60],"multiple":[61],"upset":[63],"resilience.":[64],"Of":[65],"significance":[66],"modern":[68],"designs":[69],"apply":[71],"voltage":[72,103],"scaling":[73],"techniques":[74],"achieve":[76],"power":[77],"savings,":[78],"simulation":[79],"results":[80],"on":[81],"Static":[82,87],"Voltage":[83],"Noise":[84,89],"Margin":[85,90],"Current":[88],"metrics":[91],"show":[92],"cell":[96],"stability":[99],"across":[100],"examined":[102],"range":[104],"of":[105],"0.75V":[106],"1V.":[108]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}