{"id":"https://openalex.org/W2546145491","doi":"https://doi.org/10.1109/idt.2014.7038579","title":"Design, manufacturing & test of integrated circuits in the nanotechnology era","display_name":"Design, manufacturing & test of integrated circuits in the nanotechnology era","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2546145491","doi":"https://doi.org/10.1109/idt.2014.7038579","mag":"2546145491"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2014.7038579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060358629","display_name":"O. Kebichi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Omar Kebichi","raw_affiliation_strings":["ChipTestEstimate, Lexington, MA, USA"],"affiliations":[{"raw_affiliation_string":"ChipTestEstimate, Lexington, MA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5060358629"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26024481,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5383886098861694},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5373308658599854},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5286014080047607},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5165383219718933},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.49615153670310974},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.49301740527153015},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.47558486461639404},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.469200074672699},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.4548734426498413},{"id":"https://openalex.org/keywords/semiconductor-industry","display_name":"Semiconductor industry","score":0.45334291458129883},{"id":"https://openalex.org/keywords/moores-law","display_name":"Moore's law","score":0.4425984025001526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3670327663421631},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2570173740386963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.228954017162323},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.18515726923942566}],"concepts":[{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5383886098861694},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5373308658599854},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5286014080047607},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5165383219718933},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.49615153670310974},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.49301740527153015},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47558486461639404},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.469200074672699},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.4548734426498413},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.45334291458129883},{"id":"https://openalex.org/C206891323","wikidata":"https://www.wikidata.org/wiki/Q178655","display_name":"Moore's law","level":2,"score":0.4425984025001526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3670327663421631},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2570173740386963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.228954017162323},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.18515726923942566},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2014.7038579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2014.7038579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Design and Test Symposium (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1783556150","https://openalex.org/W1941758178","https://openalex.org/W1995660891","https://openalex.org/W2101900253","https://openalex.org/W2108361034","https://openalex.org/W2128164886","https://openalex.org/W2135627440","https://openalex.org/W2139164004","https://openalex.org/W2168662307","https://openalex.org/W2542173156"],"related_works":["https://openalex.org/W1988885091","https://openalex.org/W4241333881","https://openalex.org/W4214937585","https://openalex.org/W2807135286","https://openalex.org/W2140795090","https://openalex.org/W1968696916","https://openalex.org/W2013424579","https://openalex.org/W2004973652","https://openalex.org/W2101780788","https://openalex.org/W2286729419"],"abstract_inverted_index":{"This":[0],"article":[1],"is":[2,21,43,56],"meant":[3],"to":[4],"highlight":[5,49],"the":[6,9,18,30,37,40,50,53,59],"state":[7],"of":[8,11],"art":[10],"chip":[12],"design,":[13,60],"manufacturing":[14,61],"and":[15,17,48,62],"test":[16,63],"challenges":[19,39],"it":[20],"facing":[22,44],"while":[23],"keeping":[24],"up":[25],"with":[26],"Moore's":[27],"law":[28],"at":[29,45],"nanoscale":[31],"technology":[32],"node.":[33],"We":[34],"will":[35],"outline":[36],"different":[38,51],"semiconductor":[41],"industry":[42],"sub-45":[46],"nm":[47],"approaches":[52],"engineering":[54],"community":[55],"adopting":[57],"in":[58],"fields.":[64]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}