{"id":"https://openalex.org/W2545766080","doi":"https://doi.org/10.1109/idt.2013.6727142","title":"RSD based Karatsuba multiplier for ECC processors","display_name":"RSD based Karatsuba multiplier for ECC processors","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2545766080","doi":"https://doi.org/10.1109/idt.2013.6727142","mag":"2545766080"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2013.6727142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002913469","display_name":"Hamad Marzouqi","orcid":null},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":true,"raw_author_name":"H. Marzouqi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Khalifa University, UAE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Khalifa University, UAE","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020682177","display_name":"Mahmoud Al\u2010Qutayri","orcid":"https://orcid.org/0000-0002-9600-8036"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"M. Al-Qutayri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Khalifa University, UAE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Khalifa University, UAE","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028133110","display_name":"Khaled Salah","orcid":"https://orcid.org/0000-0002-2310-2558"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"K. Salah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Khalifa University, UAE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Khalifa University, UAE","institution_ids":["https://openalex.org/I176601375"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002913469"],"corresponding_institution_ids":["https://openalex.org/I176601375"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47976418,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7381750345230103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6588958501815796},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6339606046676636},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6043845415115356},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5513267517089844},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5505695939064026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5460612177848816},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.49206823110580444},{"id":"https://openalex.org/keywords/prime","display_name":"Prime (order theory)","score":0.42202097177505493},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28659939765930176},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2567228078842163},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.0980955958366394}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7381750345230103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588958501815796},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6339606046676636},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6043845415115356},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5513267517089844},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5505695939064026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5460612177848816},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.49206823110580444},{"id":"https://openalex.org/C184992742","wikidata":"https://www.wikidata.org/wiki/Q7243229","display_name":"Prime (order theory)","level":2,"score":0.42202097177505493},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28659939765930176},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2567228078842163},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0980955958366394},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2013.6727142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1624515072","https://openalex.org/W2007637552","https://openalex.org/W2059943322"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W2171373222","https://openalex.org/W4383744680","https://openalex.org/W1971632278","https://openalex.org/W4378647945","https://openalex.org/W2915039470"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,76],"256":[4,87],"Redundant":[5,21],"Signed":[6],"Digits":[7],"hardware":[8],"multiplier":[9,39,74],"based":[10],"on":[11],"Karatsuba":[12,43],"that":[13],"is":[14,23],"suitable":[15],"for":[16,25,33],"prime":[17,26],"field":[18,27],"ECC":[19,28],"processors.":[20],"representation":[22],"essential":[24],"processors":[29],"as":[30],"the":[31],"basis":[32],"carry":[34],"free":[35],"arithmetic.":[36],"The":[37],"proposed":[38],"works":[40],"by":[41],"applying":[42],"method":[44],"at":[45,94],"two":[46],"levels":[47],"where":[48],"three":[49],"recursively":[50],"constructed":[51],"blocks":[52,78],"are":[53,64],"used":[54],"to":[55],"perform":[56,84],"large":[57],"integer":[58],"multiplication":[59,90],"iteratively.":[60],"Different":[61],"design":[62],"alternatives":[63],"presented":[65],"and":[66],"implemented":[67],"in":[68],"Xilinx":[69],"Virtex-5":[70],"FPGA.":[71],"A":[72],"pipelined":[73],"with":[75],"recursive":[77],"of":[79,97],"size":[80],"64":[81],"digits":[82,89],"can":[83],"one":[85],"full":[86],"RSD":[88],"within":[91],"1.08\u03bcs,":[92],"operating":[93],"maximum":[95],"frequency":[96],"61.91":[98],"MHz.":[99]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}