{"id":"https://openalex.org/W2540871435","doi":"https://doi.org/10.1109/idt.2013.6727139","title":"NOC based MPSOC directory based cache coherency with OCP-IP protocol","display_name":"NOC based MPSOC directory based cache coherency with OCP-IP protocol","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2540871435","doi":"https://doi.org/10.1109/idt.2013.6727139","mag":"2540871435"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2013.6727139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Omar Hammami","raw_affiliation_strings":["ENSTA PARISTECH, Palaiseau, France","IS - Ing\u00e9nierie Syst\u00e8mes (828, boulevard des Mar\u00e9chaux 91762 Palaiseau Cedex  - France)"],"affiliations":[{"raw_affiliation_string":"ENSTA PARISTECH, Palaiseau, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"IS - Ing\u00e9nierie Syst\u00e8mes (828, boulevard des Mar\u00e9chaux 91762 Palaiseau Cedex  - France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100406104","display_name":"Xinyu Li","orcid":"https://orcid.org/0000-0002-3730-0360"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xinyu Li","raw_affiliation_strings":["Synopsys/EVE, Wissous, France","Synopsys/EVE (France)"],"affiliations":[{"raw_affiliation_string":"Synopsys/EVE, Wissous, France","institution_ids":[]},{"raw_affiliation_string":"Synopsys/EVE (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5113650812"],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.32284599,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9020484685897827},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8185010552406311},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.7356582880020142},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6485028862953186},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.637069821357727},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5891426205635071},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5826964974403381},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5421926975250244},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.5298856496810913},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5197153091430664},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5046993494033813},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.49536406993865967},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4642093777656555},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.462867796421051},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.423869252204895},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.31184133887290955},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28394830226898193}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9020484685897827},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8185010552406311},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.7356582880020142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6485028862953186},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.637069821357727},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5891426205635071},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5826964974403381},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5421926975250244},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.5298856496810913},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5197153091430664},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5046993494033813},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.49536406993865967},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4642093777656555},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.462867796421051},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.423869252204895},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.31184133887290955},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28394830226898193},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/idt.2013.6727139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01762582v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01762582","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"8th International Design and Test Symposium (IDT), 2013, Marrakesh, Morocco. pp.1--3, ⟨10.1109/IDT.2013.6727139⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1580327099","https://openalex.org/W1987191605","https://openalex.org/W2081158056","https://openalex.org/W2552463610"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4285204597","https://openalex.org/W3193874149","https://openalex.org/W2584505417","https://openalex.org/W3037522141","https://openalex.org/W2290179447","https://openalex.org/W2057019356","https://openalex.org/W2123859627","https://openalex.org/W4304166325","https://openalex.org/W2371185997"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}