{"id":"https://openalex.org/W2546029644","doi":"https://doi.org/10.1109/idt.2013.6727131","title":"Spatio-temporal scheduling for 3D reconfigurable & multiprocessor architecture","display_name":"Spatio-temporal scheduling for 3D reconfigurable & multiprocessor architecture","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2546029644","doi":"https://doi.org/10.1109/idt.2013.6727131","mag":"2546029644"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2013.6727131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057916880","display_name":"Quang-Hai Khuat","orcid":null},"institutions":[{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Quang-Hai Khuat","raw_affiliation_strings":["IRISA/INRIA, University of Rennes 1, Rennes, France"],"affiliations":[{"raw_affiliation_string":"IRISA/INRIA, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109674332","display_name":"Quang-Hoa Le","orcid":null},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Quang-Hoa Le","raw_affiliation_strings":["IRISA/INRIA, University of Rennes 1, Rennes, France"],"affiliations":[{"raw_affiliation_string":"IRISA/INRIA, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102801579","display_name":"Daniel Chillet","orcid":"https://orcid.org/0000-0003-3414-9084"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Daniel Chillet","raw_affiliation_strings":["IRISA/INRIA, University of Rennes 1, Rennes, France"],"affiliations":[{"raw_affiliation_string":"IRISA/INRIA, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016711661","display_name":"S\u00e9bastien Pillement","orcid":"https://orcid.org/0000-0002-9160-2896"},"institutions":[{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sebastien Pillement","raw_affiliation_strings":["IRISA/INRIA, University of Rennes 1, Rennes, France"],"affiliations":[{"raw_affiliation_string":"IRISA/INRIA, University of Rennes 1, Rennes, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802","https://openalex.org/I1326498283"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057916880"],"corresponding_institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937","https://openalex.org/I56067802"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.33660354,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7261660695075989},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6334443688392639},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.6273318529129028},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5853912234306335},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.569131076335907},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5513395071029663},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5120847225189209},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43386879563331604},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22454842925071716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1284807324409485},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.05562153458595276}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7261660695075989},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6334443688392639},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.6273318529129028},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5853912234306335},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.569131076335907},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5513395071029663},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5120847225189209},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43386879563331604},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22454842925071716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1284807324409485},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.05562153458595276},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2013.6727131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W175050927","https://openalex.org/W1805570991","https://openalex.org/W1975855656","https://openalex.org/W2056830486","https://openalex.org/W2104338317","https://openalex.org/W2118325574","https://openalex.org/W2129188682","https://openalex.org/W6607069942","https://openalex.org/W6679025452"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W4237297230","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2509294597","https://openalex.org/W2148915962","https://openalex.org/W2070426974","https://openalex.org/W1809394610"],"abstract_inverted_index":{"This":[0],"article":[1],"proposes":[2],"a":[3,8],"spatio-temporal":[4,45],"scheduling":[5,46],"algorithm":[6],"for":[7],"three-dimensional":[9],"integrated":[10],"circuits":[11],"(3D":[12],"ICs)":[13],"defined":[14],"by":[15,54,79],"stacking":[16],"an":[17,25],"homogeneous":[18],"embedded":[19],"Field-Programmable":[20],"Gate":[21],"Array":[22],"(eFPGA)":[23],"above":[24],"homogenous":[26],"Chip":[27],"MultiProcessor":[28],"(CMP)":[29],"layer":[30],"over":[31],"through-silicon":[32],"vias":[33],"(TSVs)":[34],"connection.":[35],"Our":[36],"proposal,":[37],"based":[38],"on":[39,50,69],"Proportionate-fair":[40],"(Pfair)":[41],"algorithm,":[42,86],"computes":[43],"the":[44,51,58,65,70,75,80],"of":[47],"hardware":[48],"tasks":[49,61,68],"reconfigurable":[52],"resources":[53],"taking":[55],"into":[56],"account":[57],"communication":[59,93],"between":[60],"and":[62,83],"then":[63],"places":[64],"associated":[66],"software":[67],"multiprocessors":[71],"layer.":[72],"Compared":[73],"to":[74,91],"\u201cequivalent\u201d":[76],"solutions":[77],"produced":[78],"recursive":[81],"Branch":[82],"Bound":[84],"(BB)":[85],"our":[87],"proposal":[88],"shows":[89],"up":[90],"14,5%":[92],"cost":[94],"reduction.":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}