{"id":"https://openalex.org/W2544441086","doi":"https://doi.org/10.1109/idt.2013.6727120","title":"A functional test algorithm for the register forwarding and pipeline interlocking unit in pipelined microprocessors","display_name":"A functional test algorithm for the register forwarding and pipeline interlocking unit in pipelined microprocessors","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2544441086","doi":"https://doi.org/10.1109/idt.2013.6727120","mag":"2544441086"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2013.6727120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Politecnico di Torino - DAUIN, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino - DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055121191","display_name":"D. Boyang","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Boyang","raw_affiliation_strings":["Politecnico di Torino - DAUIN, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino - DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067849496","display_name":"L. Ciganda","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Ciganda","raw_affiliation_strings":["Politecnico di Torino - DAUIN, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino - DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Politecnico di Torino - DAUIN, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino - DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Grosso","raw_affiliation_strings":["ST-Polito s.c.ar.l., Torino, Italy"],"affiliations":[{"raw_affiliation_string":"ST-Polito s.c.ar.l., Torino, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061425836","display_name":"O. Ballan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"O. Ballan","raw_affiliation_strings":["STMicroelectronics s.r.l., Agrate Brianza - Milano, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics s.r.l., Agrate Brianza - Milano, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5049430681"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.9495,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78165375,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interlocking","display_name":"Interlocking","score":0.7542976140975952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.748044490814209},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6932241320610046},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5131469368934631},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.4698798954486847},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4221895933151245},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3641718626022339},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.175140380859375},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12471702694892883},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11040961742401123}],"concepts":[{"id":"https://openalex.org/C2778844933","wikidata":"https://www.wikidata.org/wiki/Q630950","display_name":"Interlocking","level":2,"score":0.7542976140975952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.748044490814209},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6932241320610046},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5131469368934631},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.4698798954486847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4221895933151245},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3641718626022339},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.175140380859375},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12471702694892883},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11040961742401123},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/idt.2013.6727120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2505588","is_oa":false,"landing_page_url":"http://porto.polito.it/2505588/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1995827686","https://openalex.org/W2058315483","https://openalex.org/W2110346044","https://openalex.org/W2115545890","https://openalex.org/W2135784215","https://openalex.org/W2152622163","https://openalex.org/W2162696040","https://openalex.org/W2162736794","https://openalex.org/W2725179571","https://openalex.org/W4249708350"],"related_works":["https://openalex.org/W2287710223","https://openalex.org/W3094364298","https://openalex.org/W2514536182","https://openalex.org/W4319430794","https://openalex.org/W770489747","https://openalex.org/W2351254323","https://openalex.org/W618039210","https://openalex.org/W2470487523","https://openalex.org/W2366158635","https://openalex.org/W4285101981"],"abstract_inverted_index":{"When":[0],"the":[1,10,36,52,78,81,86,111,118,129,133,147,153,160,177],"result":[2],"of":[3,51,85,117,149,159],"a":[4,16,63,67,103,122],"previous":[5],"instruction":[6],"is":[7,14,49,71,120,126,136],"needed":[8],"in":[9,43,152],"pipeline":[11],"before":[12],"it":[13],"available,":[15],"\u201cdata":[17],"hazard\u201d":[18],"occurs.":[19],"Register":[20],"Forwarding":[21],"and":[22,33,89,128,151,157,171],"Pipeline":[23],"Interlock":[24],"(RF&PI)":[25],"are":[26,163],"mechanisms":[27],"suitable":[28,123],"to":[29,34,94,105,131],"avoid":[30],"data":[31,41],"corruption":[32],"limit":[35],"performance":[37],"penalty":[38],"caused":[39],"by":[40],"hazards":[42,47],"pipelined":[44],"microprocessors.":[45],"Data":[46],"handling":[48],"part":[50],"microprocessor":[53],"control":[54],"logic;":[55],"its":[56,97],"test":[57,69,124,134,144],"can":[58,140],"hardly":[59],"be":[60,141],"achieved":[61],"with":[62],"functional":[64,83],"approach,":[65],"unless":[66],"specific":[68],"algorithm":[70,125],"adopted.":[72],"In":[73,99],"this":[74],"paper":[75],"we":[76,101],"analyze":[77],"causes":[79],"for":[80,143],"low":[82],"testability":[84],"RF&PI":[87,112],"logic":[88],"propose":[90],"some":[91],"techniques":[92],"able":[93],"effectively":[95],"perform":[96,106],"test.":[98],"particular,":[100],"describe":[102],"strategy":[104,130],"Software-Based":[107],"Self-Test":[108],"(SBST)":[109],"on":[110,165,176],"unit.":[113],"The":[114,138],"general":[115],"structure":[116],"unit":[119],"analyzed,":[121],"proposed":[127,161],"observe":[132],"responses":[135],"explained.":[137],"method":[139],"exploited":[142],"both":[145,166],"at":[146],"end":[148],"manufacturing":[150],"operational":[154],"phase.":[155],"Feasibility":[156],"effectiveness":[158],"approach":[162],"demonstrated":[164],"an":[167,172],"academic":[168],"MIPS-like":[169],"processor":[170],"industrial":[173],"System-on-Chip":[174],"based":[175],"Power":[178],"ArchitectureTM.":[179]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}