{"id":"https://openalex.org/W2536050459","doi":"https://doi.org/10.1109/idt.2013.6727115","title":"Power constraints test scheduling of 3D stacked ICs","display_name":"Power constraints test scheduling of 3D stacked ICs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2536050459","doi":"https://doi.org/10.1109/idt.2013.6727115","mag":"2536050459"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2013.6727115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102740051","display_name":"Surajit Kumar Roy","orcid":"https://orcid.org/0000-0003-3458-6874"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Surajit Kumar Roy","raw_affiliation_strings":["Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075413394","display_name":"Joy Sankar Sengupta","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Joy Sankar Sengupta","raw_affiliation_strings":["Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033232210","display_name":"Chandan Giri","orcid":"https://orcid.org/0000-0003-3687-6242"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Giri","raw_affiliation_strings":["Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hafizur Rahaman","raw_affiliation_strings":["Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102740051"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65253102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6364758014678955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5719265341758728},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.5672098398208618},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5350260734558105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4871758818626404},{"id":"https://openalex.org/keywords/wafer-testing","display_name":"Wafer testing","score":0.4645499885082245},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.40105149149894714},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.39397165179252625},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.3781616687774658},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3748660087585449},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32627373933792114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2797662317752838},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14854300022125244},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09147801995277405}],"concepts":[{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6364758014678955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5719265341758728},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.5672098398208618},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5350260734558105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4871758818626404},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.4645499885082245},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.40105149149894714},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39397165179252625},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.3781616687774658},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3748660087585449},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32627373933792114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2797662317752838},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14854300022125244},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09147801995277405},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2013.6727115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1832971077","https://openalex.org/W2004120413","https://openalex.org/W2023264348","https://openalex.org/W2120246395","https://openalex.org/W2132881562","https://openalex.org/W2413544148","https://openalex.org/W4229602994","https://openalex.org/W6811055954","https://openalex.org/W6829935441"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2054845823","https://openalex.org/W2540312267","https://openalex.org/W2367528910","https://openalex.org/W2156694894","https://openalex.org/W2031579205","https://openalex.org/W2070188681","https://openalex.org/W4229506424","https://openalex.org/W2333804548","https://openalex.org/W2593225652"],"abstract_inverted_index":{"Core":[0],"based":[1],"3D":[2,26],"stacked":[3],"ICs":[4],"(3D":[5],"SICs)":[6],"is":[7],"an":[8],"emerging":[9],"area":[10],"in":[11,76,81],"today's":[12],"semiconductor":[13],"industry.":[14],"Traditional":[15],"testing":[16],"approaches":[17],"of":[18],"2D":[19],"IC":[20],"cannot":[21],"be":[22],"applied":[23],"directly":[24],"to":[25,40,96],"SICs.":[27],"In":[28,65],"this":[29],"paper":[30],"we":[31,67],"have":[32],"addressed":[33],"a":[34],"test":[35,44,55,78],"scheduling":[36],"approach":[37,90],"that":[38,87],"try":[39],"reduce":[41],"the":[42,50,53],"overall":[43],"application":[45],"time":[46,56],"(TAT)":[47],"by":[48],"optimizing":[49],"pre-bond":[51],"and":[52,61,79],"post-bond":[54],"while":[57],"reckoning":[58],"resource":[59],"conflicts":[60],"satisfying":[62],"power":[63],"constraints.":[64],"addition":[66],"proposed":[68,89],"distinct":[69],"algorithms":[70],"for":[71],"wafer":[72],"sort,":[73],"partial":[74],"overlapping":[75],"package":[77,82],"rescheduling":[80],"test.":[83],"Experimental":[84],"results":[85],"show":[86],"our":[88],"achieved":[91],"better":[92],"reduced":[93],"TAT":[94],"compared":[95],"[1].":[97]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}