{"id":"https://openalex.org/W2545928799","doi":"https://doi.org/10.1109/idt.2013.6727114","title":"Optimizing test architecture of 3D stacked ICs for partial stack/complete stack using hard SoCs","display_name":"Optimizing test architecture of 3D stacked ICs for partial stack/complete stack using hard SoCs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2545928799","doi":"https://doi.org/10.1109/idt.2013.6727114","mag":"2545928799"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2013.6727114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102740051","display_name":"Surajit Kumar Roy","orcid":"https://orcid.org/0000-0003-3458-6874"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Surajit Kumar Roy","raw_affiliation_strings":["Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033232210","display_name":"Chandan Giri","orcid":"https://orcid.org/0000-0003-3687-6242"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Giri","raw_affiliation_strings":["Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hafizur Rahaman","raw_affiliation_strings":["Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. Information Technology, Bengal Engineering and Science University, Shibpur Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102740051"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72204944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.9093624949455261},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.786750853061676},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.641389012336731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4780083894729614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37184494733810425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3433980941772461},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3254724144935608},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2926573157310486},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1508493423461914}],"concepts":[{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.9093624949455261},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.786750853061676},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.641389012336731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4780083894729614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37184494733810425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3433980941772461},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3254724144935608},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2926573157310486},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1508493423461914},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2013.6727114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W181729074","https://openalex.org/W1994257370","https://openalex.org/W2017255835","https://openalex.org/W2023264348","https://openalex.org/W2090396476","https://openalex.org/W2121926956","https://openalex.org/W2158277795","https://openalex.org/W6607361796"],"related_works":["https://openalex.org/W2035329725","https://openalex.org/W4376641153","https://openalex.org/W2070875936","https://openalex.org/W4250391473","https://openalex.org/W3045075405","https://openalex.org/W4302292679","https://openalex.org/W2956222435","https://openalex.org/W2184170131","https://openalex.org/W2330571978","https://openalex.org/W2543049871"],"abstract_inverted_index":{"Three-dimensional":[0],"stacked":[1,48],"ICs":[2,49],"(3D":[3],"SICs)":[4],"are":[5,22,86],"currently":[6],"evolving":[7],"as":[8],"an":[9],"area":[10],"of":[11,61,74,94],"great":[12],"interest":[13],"in":[14],"modern":[15],"semiconductor":[16],"industry.":[17],"Several":[18],"partial":[19,82],"stacks":[20],"tests":[21],"required":[23],"during":[24],"3D":[25,47,91],"assembly":[26],"because":[27],"the":[28,55,67,72],"die":[29],"stacking":[30],"steps":[31],"and":[32,80],"bonding":[33],"may":[34],"introduce":[35],"defects.":[36],"In":[37],"this":[38],"paper,":[39],"we":[40],"have":[41],"addressed":[42],"test":[43,68,100],"architecture":[44],"optimization":[45],"for":[46,71,88],"implemented":[50],"with":[51],"hard":[52],"dies":[53],"under":[54],"TSV":[56],"constraints.":[57],"The":[58],"main":[59],"objective":[60],"our":[62],"algorithm":[63],"is":[64],"to":[65],"minimize":[66],"time":[69],"either":[70],"testing":[73],"complete":[75,78],"stack":[76,79],"or":[77],"several":[81],"stacks.":[83],"Experimental":[84],"results":[85],"performed":[87],"two":[89],"handcrafted":[90],"SICs":[92],"comprising":[93],"various":[95],"system-on-chips":[96],"from":[97],"ITC'02":[98],"SOC":[99],"benchmarks.":[101]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}