{"id":"https://openalex.org/W1964102157","doi":"https://doi.org/10.1109/idt.2013.6727105","title":"Automated flow for generating CMOS custom memory bit map between logical and physical implementation","display_name":"Automated flow for generating CMOS custom memory bit map between logical and physical implementation","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W1964102157","doi":"https://doi.org/10.1109/idt.2013.6727105","mag":"1964102157"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2013.6727105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013814572","display_name":"Baker Mohammad","orcid":"https://orcid.org/0000-0002-6063-473X"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":true,"raw_author_name":"Baker Mohammad","raw_affiliation_strings":["Technology and Research, Khalifa University of Science, Abu Dhabi, United Arab Emirate","Khalifa University of Science, Technology, and Research Abu Dhabi United Arab Emirates"],"affiliations":[{"raw_affiliation_string":"Technology and Research, Khalifa University of Science, Abu Dhabi, United Arab Emirate","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Khalifa University of Science, Technology, and Research Abu Dhabi United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083342080","display_name":"Nadeem N. Eleyan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nadeem Eleyan","raw_affiliation_strings":["Qualcomm Incorporated, Austin, USA","Qualcomm, Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Incorporated, Austin, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061215562","display_name":"Greg Seok","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Seok","raw_affiliation_strings":["Qualcomm Incorporated, Austin, USA","Qualcomm, Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Incorporated, Austin, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101938234","display_name":"Hong Kim","orcid":"https://orcid.org/0000-0003-0199-5786"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Kim","raw_affiliation_strings":["Qualcomm Incorporated, Austin, USA","Qualcomm, Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Incorporated, Austin, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210087596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013814572"],"corresponding_institution_ids":["https://openalex.org/I176601375"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04794215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7917287349700928},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6835323572158813},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.502858579158783},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4729230999946594},{"id":"https://openalex.org/keywords/logical-address","display_name":"Logical address","score":0.4460059404373169},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4375568628311157},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3335990309715271},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3272929787635803},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21103373169898987},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20905590057373047},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.1748497486114502},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.14977958798408508}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7917287349700928},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6835323572158813},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.502858579158783},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4729230999946594},{"id":"https://openalex.org/C186799414","wikidata":"https://www.wikidata.org/wiki/Q3494571","display_name":"Logical address","level":4,"score":0.4460059404373169},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4375568628311157},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3335990309715271},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3272929787635803},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21103373169898987},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20905590057373047},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.1748497486114502},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.14977958798408508}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2013.6727105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2013.6727105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th IEEE Design and Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1576951655","https://openalex.org/W1841500099","https://openalex.org/W2082468323","https://openalex.org/W2135627440","https://openalex.org/W2163047760","https://openalex.org/W6683567336"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W362492756","https://openalex.org/W2890345561"],"abstract_inverted_index":{"One":[0],"of":[1,14,138],"the":[2,11,16,30,40,44,48,53,75,121,136,158],"least":[3],"popular":[4],"steps":[5],"in":[6,39],"custom":[7,71],"memory":[8,41,95,140,160],"design":[9],"is":[10,27,80,97],"tedious":[12],"task":[13],"generating":[15,47,115],"logical":[17,125],"to":[18,36,55,73,85,99,104,134,146,155],"physical":[19,122],"Bit":[20,24,49],"Mapping":[21,25,50],"information.":[22],"This":[23,77,108,142],"information":[26,118],"important":[28,98],"for":[29,114],"silicon":[31,106],"validation":[32],"and":[33,61,83,92,124],"test":[34],"engineers":[35],"debug":[37],"failures":[38],"blocks":[42],"on":[43],"tester.":[45],"Historically":[46],"document":[51],"required":[52],"designer":[54],"manually":[56],"figure":[57],"out":[58],"this":[59],"mapping":[60,117],"either":[62],"create":[63],"a":[64,70,131],"diagram":[65],"by":[66],"hand":[67],"or":[68],"write":[69],"script":[72],"describe":[74],"mapping.":[76],"manual":[78],"process":[79,90],"error":[81],"prone":[82],"hard":[84],"validate.":[86],"For":[87],"small":[88],"geometry":[89],"technology":[91],"big":[93],"size":[94],"it":[96],"identify":[100,135,147],"any":[101,148],"failing":[102],"location":[103,137],"facilitate":[105],"debug.":[107],"paper":[109],"presents":[110],"an":[111],"automated":[112],"flow":[113,128],"bit":[116],"directly":[119],"from":[120],"layout":[123],"simulations.":[126],"The":[127],"also":[129],"generates":[130],"graphical":[132],"interface":[133],"each":[139],"address.":[141],"can":[143],"be":[144],"used":[145],"potential":[149],"noise":[150],"issue":[151],"(bit":[152],"flipping)":[153],"due":[154],"interaction":[156],"between":[157],"different":[159],"locations.":[161]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}