{"id":"https://openalex.org/W2535883936","doi":"https://doi.org/10.1109/idt.2011.6123114","title":"RTL delay macro-modeling with Vt and Vdd variability","display_name":"RTL delay macro-modeling with Vt and Vdd variability","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2535883936","doi":"https://doi.org/10.1109/idt.2011.6123114","mag":"2535883936"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2011.6123114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005636250","display_name":"Tatsuya Koyagi","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsuya Koyagi","raw_affiliation_strings":["Department of VLSI System Design, Ritsumeikan University, Siga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of VLSI System Design, Ritsumeikan University, Siga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000482651","display_name":"Sohaib Majzoub","orcid":"https://orcid.org/0000-0003-3196-2635"},"institutions":[{"id":"https://openalex.org/I122640774","display_name":"American University in Dubai","ror":"https://ror.org/0540vvc38","country_code":"AE","type":"education","lineage":["https://openalex.org/I122640774"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Sohaib Majzoub","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University, Dubai, Dubai, UAE"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University, Dubai, Dubai, UAE","institution_ids":["https://openalex.org/I122640774"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048830310","display_name":"Masahiro Fukui","orcid":"https://orcid.org/0000-0001-6436-9040"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fukui","raw_affiliation_strings":["Department of VLSI System Design, Ritsumeikan University, Siga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of VLSI System Design, Ritsumeikan University, Siga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111377679","display_name":"Resve Saleh","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Resve Saleh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31391454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"118","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5120349526405334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47132518887519836},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43611210584640503},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34095263481140137},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14383548498153687},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12959539890289307}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5120349526405334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47132518887519836},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43611210584640503},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34095263481140137},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14383548498153687},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12959539890289307},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2011.6123114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2108923470","https://openalex.org/W2117648153","https://openalex.org/W2124618076","https://openalex.org/W2134067926","https://openalex.org/W2134838288","https://openalex.org/W2145148378","https://openalex.org/W2149009819","https://openalex.org/W2163881957","https://openalex.org/W2163897659","https://openalex.org/W4238927715","https://openalex.org/W4245052796"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W2076325756"],"abstract_inverted_index":{"Recent":[0],"low-power":[1,26],"design":[2,27,35],"utilizes":[3],"a":[4,30,67,111,115,142],"variety":[5],"of":[6,103,133,144],"approaches":[7],"for":[8,127,141],"Vddand":[9,129],"Vtcontrol":[10],"to":[11,20,23,73,81,97],"reduce":[12],"dynamic":[13],"and":[14,43,48,59,114,137],"leakage":[15],"power.":[16],"It":[17,92],"is":[18,40,80,106],"important":[19],"be":[21],"able":[22],"explore":[24],"various":[25],"options":[28],"at":[29,85],"high-level":[31],"early":[32],"in":[33],"the":[34,46,53,86,95,104,125],"process.":[36],"Furthermore,":[37],"process":[38],"variation":[39],"becoming":[41],"large":[42],"greatly":[44],"affects":[45],"power":[47],"delay":[49,54,71,126],"results.":[50],"In":[51],"particular,":[52],"analysis":[55],"becomes":[56],"very":[57],"complicated":[58],"time-consuming":[60],"with":[61,89,110],"existing":[62],"tools.":[63],"This":[64],"paper":[65],"proposes":[66],"new":[68],"efficient":[69],"RTL":[70,87],"macro-model":[72,123],"address":[74],"these":[75],"recent":[76],"problems.":[77],"The":[78,101,119],"goal":[79],"provide":[82],"transistor-level":[83],"accuracy":[84,132],"level":[88],"Vtand":[90],"Vddvariability.":[91],"also":[93],"includes":[94],"ability":[96],"handle":[98],"PVT":[99],"variations.":[100],"validation":[102],"model":[105],"demonstrated":[107],"by":[108],"comparison":[109],"circuit":[112],"simulator":[113],"timing":[116],"verification":[117],"tool.":[118],"experiments":[120],"show":[121],"this":[122],"predicts":[124],"variable":[128],"Vtwith":[130],"an":[131],"\u00b15%":[134],"against":[135,139],"HSPICE\u2122":[136],"\u00b110%":[138],"PrimeTime\u2122":[140],"number":[143],"ITC'99":[145],"benchmark":[146],"circuits.":[147]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}