{"id":"https://openalex.org/W2540851810","doi":"https://doi.org/10.1109/idt.2011.6123109","title":"Digital circuits verification with consideration of destabilizing factors","display_name":"Digital circuits verification with consideration of destabilizing factors","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2540851810","doi":"https://doi.org/10.1109/idt.2011.6123109","mag":"2540851810"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2011.6123109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109645912","display_name":"Rich Goldman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Goldman","raw_affiliation_strings":["Synopsys, Inc., Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Armenia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Melikyan","raw_affiliation_strings":["Synopsys Armenia CJSC, Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC, Armenia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052668495","display_name":"E. Babayan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Babayan","raw_affiliation_strings":["Synopsys Armenia CJSC, Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC, Armenia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4475,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65189099,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6862595677375793},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.631247878074646},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5810850858688354},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48340240120887756},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4759935140609741},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4639633893966675},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4175940752029419},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.408774733543396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2289828360080719},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20707941055297852},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07392928004264832}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6862595677375793},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.631247878074646},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5810850858688354},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48340240120887756},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4759935140609741},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4639633893966675},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4175940752029419},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.408774733543396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2289828360080719},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20707941055297852},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07392928004264832},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2011.6123109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1524785417","https://openalex.org/W1971499288","https://openalex.org/W1975962712","https://openalex.org/W1979748495","https://openalex.org/W1993083796","https://openalex.org/W2062798743","https://openalex.org/W2081530434","https://openalex.org/W2113936296","https://openalex.org/W2115970857","https://openalex.org/W2117117782","https://openalex.org/W2117660545","https://openalex.org/W2121132326","https://openalex.org/W2129345776","https://openalex.org/W2131521033","https://openalex.org/W2142049975","https://openalex.org/W2151250761","https://openalex.org/W2170592286","https://openalex.org/W2213358299","https://openalex.org/W2376138096"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2351310008","https://openalex.org/W2377041390","https://openalex.org/W2386022279","https://openalex.org/W659242671","https://openalex.org/W2243536805","https://openalex.org/W2181841040","https://openalex.org/W2462231960","https://openalex.org/W2913530739","https://openalex.org/W178466349"],"abstract_inverted_index":{"New":[0],"principles":[1,26],"of":[2,8,11,32],"verification":[3],"system":[4,44],"construction,":[5],"with":[6],"consideration":[7],"the":[9,24,29,33],"impact":[10,58],"various":[12],"internal":[13],"and":[14,50],"external":[15],"destabilizing":[16,56],"factors":[17],"are":[18],"presented.":[19],"It":[20],"is":[21,45],"shown":[22],"that":[23],"proposed":[25],"allow":[27],"keeping":[28],"main":[30],"advantages":[31],"traditional":[34],"digital":[35,51],"circuit":[36,52,60],"logic":[37],"simulation,":[38],"while":[39],"eliminating":[40],"key":[41],"limitations.":[42],"Verification":[43],"based":[46],"on":[47,59],"new":[48],"cell":[49],"models":[53],"which":[54],"consider":[55],"factor":[57],"operation.":[61]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}