{"id":"https://openalex.org/W2535029792","doi":"https://doi.org/10.1109/idt.2011.6123103","title":"A Python-based layout-aware analog design methodology for nanometric technologies","display_name":"A Python-based layout-aware analog design methodology for nanometric technologies","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2535029792","doi":"https://doi.org/10.1109/idt.2011.6123103","mag":"2535029792"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2011.6123103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000663865","display_name":"St\u00e9phanie Youssef","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"St\u00e9phanie Youssef","raw_affiliation_strings":["University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","LIP6 Laboratory, University Pierre et Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010087950","display_name":"Farakh Javid","orcid":"https://orcid.org/0000-0002-2007-9380"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Farakh Javid","raw_affiliation_strings":["University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","LIP6 Laboratory, University Pierre et Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060202206","display_name":"Damien Dupuis","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Damien Dupuis","raw_affiliation_strings":["University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","LIP6 Laboratory, University Pierre et Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086820986","display_name":"Ramy Iskander","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ramy Iskander","raw_affiliation_strings":["University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","LIP6 Laboratory, University Pierre et Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105838525","display_name":"Marie-Minerve Louerat","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marie-Minerve Louerat","raw_affiliation_strings":["University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","LIP6 Laboratory, University Pierre et Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000663865"],"corresponding_institution_ids":["https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.23648241,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.6637331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.8328531980514526},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8059238195419312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.732086718082428},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.6175245642662048},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5867702960968018},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5428802967071533},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5235083699226379},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.511991560459137},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5031468272209167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47199180722236633},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.3503122329711914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2666111886501312},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21070289611816406},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.17249733209609985},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1566195785999298},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15100187063217163},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12553352117538452},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.112131267786026},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07902795076370239}],"concepts":[{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.8328531980514526},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8059238195419312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.732086718082428},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.6175245642662048},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5867702960968018},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5428802967071533},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5235083699226379},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.511991560459137},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5031468272209167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47199180722236633},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.3503122329711914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2666111886501312},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21070289611816406},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.17249733209609985},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1566195785999298},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15100187063217163},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12553352117538452},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.112131267786026},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07902795076370239},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2011.6123103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1501443680","https://openalex.org/W1566916904","https://openalex.org/W1967216216","https://openalex.org/W1969216012","https://openalex.org/W2009846273","https://openalex.org/W2020312095","https://openalex.org/W2027255749","https://openalex.org/W2036759094","https://openalex.org/W2074590526","https://openalex.org/W2111666518","https://openalex.org/W2116989584","https://openalex.org/W2121456807","https://openalex.org/W2138451888","https://openalex.org/W2151269391","https://openalex.org/W2155220114","https://openalex.org/W2163318360","https://openalex.org/W2166359146","https://openalex.org/W4238577093"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W2376028644","https://openalex.org/W1873584906","https://openalex.org/W2595178692","https://openalex.org/W1964352816","https://openalex.org/W2373139370","https://openalex.org/W2043447162","https://openalex.org/W2376726667","https://openalex.org/W162881505"],"abstract_inverted_index":{"This":[0,80],"paper":[1],"presents":[2],"a":[3,53],"methodology":[4,103],"for":[5,9,21,42],"procedural":[6,47],"layout-aware":[7],"design":[8,102],"nanometric":[10],"technologies.":[11,62],"A":[12,63],"Python-based":[13],"layout":[14,19,29,44,48,58,70,97],"generation":[15,71,98],"tool":[16,72],"generates":[17],"different":[18,43,61],"styles":[20],"the":[22,69,92,96,105,115,125,130],"same":[23],"basic":[24],"analog":[25,106],"building":[26],"blocks.":[27],"Moreover,":[28],"dependent":[30],"parasitic":[31],"parameters":[32],"such":[33],"as":[34],"stress":[35],"effects":[36],"are":[37],"easily":[38],"computed":[39],"and":[40,76,95,111,120,127],"compared":[41],"styles.":[45],"The":[46,100],"description":[49],"is":[50,66,81],"written":[51],"using":[52],"Python":[54],"API":[55],"that":[56,88,123],"ensures":[57],"portability":[59],"over":[60],"main":[64],"focus":[65],"on":[67],"how":[68],"addresses":[73],"both":[74,91],"geometric":[75],"parasitic-aware":[77],"electrical":[78,110],"synthesis.":[79],"made":[82],"possible":[83],"through":[84],"an":[85],"internal":[86],"loop":[87],"links":[89],"circularly":[90],"sizing":[93],"phase":[94],"phase.":[99],"proposed":[101,131],"assists":[104],"designer":[107],"in":[108],"exploring":[109],"physical":[112],"trade-offs.":[113],"At":[114],"end,":[116],"we":[117],"present":[118],"synthesis":[119],"characterization":[121],"results":[122],"prove":[124],"effectiveness":[126],"speed":[128],"of":[129],"methodology.":[132]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":6},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}