{"id":"https://openalex.org/W2541314323","doi":"https://doi.org/10.1109/idt.2011.6123100","title":"Validation & Verification of an EDA automated synthesis tool","display_name":"Validation & Verification of an EDA automated synthesis tool","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2541314323","doi":"https://doi.org/10.1109/idt.2011.6123100","mag":"2541314323"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2011.6123100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Stefano Di Carlo","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031192719","display_name":"Giulio Gambardella","orcid":"https://orcid.org/0000-0001-6183-5077"},"institutions":[{"id":"https://openalex.org/I4210152452","display_name":"Consorzio Interuniversitario Nazionale per l'Informatica","ror":"https://ror.org/03v8v5y65","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210152452"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giulio Gambardella","raw_affiliation_strings":["CINI, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"CINI, Roma, Italy","institution_ids":["https://openalex.org/I4210152452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034809609","display_name":"Marco Indaco","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Indaco","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063110361","display_name":"Daniele Rolfo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210152452","display_name":"Consorzio Interuniversitario Nazionale per l'Informatica","ror":"https://ror.org/03v8v5y65","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210152452"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Rolfo","raw_affiliation_strings":["CINI, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"CINI, Roma, Italy","institution_ids":["https://openalex.org/I4210152452"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Prinetto","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026593274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29836785,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"48","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8385046720504761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7740134000778198},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5031668543815613},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4922446310520172},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.46725746989250183},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.44870060682296753},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4289800822734833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42225149273872375},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.42058682441711426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34382009506225586},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.32314229011535645}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8385046720504761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7740134000778198},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5031668543815613},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4922446310520172},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.46725746989250183},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.44870060682296753},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4289800822734833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42225149273872375},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.42058682441711426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34382009506225586},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32314229011535645},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2011.6123100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.550000011920929,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W68069235","https://openalex.org/W1491178396","https://openalex.org/W1524053243","https://openalex.org/W1596552075","https://openalex.org/W1772932304","https://openalex.org/W1967824305","https://openalex.org/W1977380916","https://openalex.org/W1979669672","https://openalex.org/W1980261006","https://openalex.org/W1995109607","https://openalex.org/W2020900915","https://openalex.org/W2046699259","https://openalex.org/W2060440626","https://openalex.org/W2069296844","https://openalex.org/W2069300761","https://openalex.org/W2070485163","https://openalex.org/W2074891852","https://openalex.org/W2097100364","https://openalex.org/W2104788297","https://openalex.org/W2109276114","https://openalex.org/W2110637318","https://openalex.org/W2121938580","https://openalex.org/W2122875187","https://openalex.org/W2129360963","https://openalex.org/W2130018598","https://openalex.org/W2130851407","https://openalex.org/W2154237597","https://openalex.org/W2160093572","https://openalex.org/W2171238054","https://openalex.org/W2551072204","https://openalex.org/W2987907651","https://openalex.org/W3146075203","https://openalex.org/W4206951825","https://openalex.org/W4251477416","https://openalex.org/W4251912342","https://openalex.org/W6644504717","https://openalex.org/W6668928115","https://openalex.org/W6685037038"],"related_works":["https://openalex.org/W3008339103","https://openalex.org/W2404647514","https://openalex.org/W1667647204","https://openalex.org/W3119814709","https://openalex.org/W2018477250","https://openalex.org/W1508895727","https://openalex.org/W4241418540","https://openalex.org/W2725786787","https://openalex.org/W2111870610","https://openalex.org/W1937494301"],"abstract_inverted_index":{"Reliability":[0],"and":[1,19,66,103,124],"correctness":[2,35],"are":[3,22],"two":[4],"mandatory":[5],"features":[6],"for":[7,56],"automated":[8,41],"synthesis":[9,42],"tools.":[10],"To":[11],"reach":[12],"the":[13,27,34,62,71,75,79,94,98,104,128,135],"goals":[14],"several":[15],"campaigns":[16],"of":[17,36,53,118,134],"Validation":[18],"Verification":[20],"(V&V)":[21],"needed.":[23],"The":[24,44,91],"paper":[25],"presents":[26],"extensive":[28],"efforts":[29],"set":[30,117],"up":[31],"to":[32,83,112],"prove":[33],"a":[37,49],"newly":[38],"developed":[39],"EDA":[40],"tool.":[43],"target":[45,72],"tool,":[46],"MarciaTesta,":[47],"is":[48,138],"multi-platform":[50],"automatic":[51],"generator":[52],"test":[54],"programs":[55],"microprocessors'":[57],"caches.":[58],"Getting":[59],"in":[60],"input":[61],"selected":[63],"March":[64,96],"Test":[65],"some":[67],"architectural":[68],"details":[69],"about":[70],"cache":[73],"memory,":[74],"tool":[76,129],"automatically":[77,99],"generates":[78],"assembly":[80],"level":[81],"program":[82,107],"be":[84],"run":[85],"as":[86],"Software":[87],"Based":[88],"Self-Testing":[89],"(SBST).":[90],"equivalence":[92],"between":[93],"original":[95],"Test,":[97],"generated":[100,123],"Assembly":[101],"program,":[102],"intermediate":[105],"C/C++":[106],"have":[108],"been":[109,122],"proved":[110,119],"resorting":[111],"sophisticated":[113],"logging":[114],"mechanisms.":[115],"A":[116,131],"libraries":[120],"has":[121],"extensively":[125],"used":[126],"during":[127],"development.":[130],"detailed":[132],"analysis":[133],"lessons":[136],"learned":[137],"reported.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-11-04T00:00:00"}