{"id":"https://openalex.org/W2534116982","doi":"https://doi.org/10.1109/idt.2011.6123095","title":"Analog performance prediction based on archimedean copulas generation algorithm","display_name":"Analog performance prediction based on archimedean copulas generation algorithm","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2534116982","doi":"https://doi.org/10.1109/idt.2011.6123095","mag":"2534116982"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2011.6123095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.univ-brest.fr/hal-00657531v1/file/idt_2011_beznia.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024684157","display_name":"Kamel Beznia","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Kamel Beznia","raw_affiliation_strings":["Lab-STICC Laboratory, European University of Britanny, University of Brest, Brest, France","Lab-STICC_UBO_CACS_MOCS (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lab-STICC Laboratory, European University of Britanny, University of Brest, Brest, France","institution_ids":["https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Lab-STICC_UBO_CACS_MOCS (France)","institution_ids":["https://openalex.org/I161929037"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079720434","display_name":"Ahc\u00e8ne Bounceur","orcid":"https://orcid.org/0000-0002-0043-7742"},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ahcene Bounceur","raw_affiliation_strings":["Lab-STICC Laboratory, European University of Britanny, University of Brest, Brest, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","Lab-STICC_UBO_CACS_MOCS (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lab-STICC Laboratory, European University of Britanny, University of Brest, Brest, France","institution_ids":["https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Lab-STICC_UBO_CACS_MOCS (France)","institution_ids":["https://openalex.org/I161929037"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070912266","display_name":"Reinhardt Euler","orcid":"https://orcid.org/0000-0002-4294-286X"},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Reinhardt Euler","raw_affiliation_strings":["Lab-STICC Laboratory, European University of Britanny, University of Brest, Brest, France","Lab-STICC_UBO_CACS_MOCS (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lab-STICC Laboratory, European University of Britanny, University of Brest, Brest, France","institution_ids":["https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Lab-STICC_UBO_CACS_MOCS (France)","institution_ids":["https://openalex.org/I161929037"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5989367961883545},{"id":"https://openalex.org/keywords/copula","display_name":"Copula (linguistics)","score":0.5921855568885803},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5857858061790466},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5539266467094421},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.5509818196296692},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4612722396850586},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4524010121822357},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4249511957168579},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3106396794319153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19136178493499756},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.1498158872127533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10184186697006226}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5989367961883545},{"id":"https://openalex.org/C17618745","wikidata":"https://www.wikidata.org/wiki/Q207509","display_name":"Copula (linguistics)","level":2,"score":0.5921855568885803},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5857858061790466},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5539266467094421},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.5509818196296692},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4612722396850586},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4524010121822357},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4249511957168579},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3106396794319153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19136178493499756},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.1498158872127533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10184186697006226},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C149782125","wikidata":"https://www.wikidata.org/wiki/Q160039","display_name":"Econometrics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/idt.2011.6123095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2011.6123095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 6th International Design and Test Workshop (IDT)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00657531v1","is_oa":true,"landing_page_url":"https://hal.univ-brest.fr/hal-00657531","pdf_url":"https://hal.univ-brest.fr/hal-00657531v1/file/idt_2011_beznia.pdf","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Design an Test Workshop, Dec 2011, Beyrouth, Lebanon","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00657531v1","is_oa":true,"landing_page_url":"https://hal.univ-brest.fr/hal-00657531","pdf_url":"https://hal.univ-brest.fr/hal-00657531v1/file/idt_2011_beznia.pdf","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Design an Test Workshop, Dec 2011, Beyrouth, Lebanon","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2534116982.pdf","grobid_xml":"https://content.openalex.org/works/W2534116982.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W2018729725","https://openalex.org/W2030434321","https://openalex.org/W2047468602","https://openalex.org/W2054957279","https://openalex.org/W2072258798","https://openalex.org/W2095897463","https://openalex.org/W2102378583","https://openalex.org/W2104972179","https://openalex.org/W2107756161","https://openalex.org/W2108389646","https://openalex.org/W2119436275","https://openalex.org/W2122697226","https://openalex.org/W2126949806","https://openalex.org/W2133229660","https://openalex.org/W2139497890","https://openalex.org/W2159171829","https://openalex.org/W4241861175","https://openalex.org/W6678086505"],"related_works":["https://openalex.org/W4254184784","https://openalex.org/W3014521742","https://openalex.org/W1502836838","https://openalex.org/W2351412012","https://openalex.org/W2117969153","https://openalex.org/W2066826592","https://openalex.org/W1967916041","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2375192119"],"abstract_inverted_index":{"Testing":[0],"analog":[1,17],"circuits":[2,18],"is":[3,53,74,168],"a":[4,26,72,105,141,146,158,182],"complex":[5],"and":[6,36,49,164],"very":[7],"time":[8,52],"consuming":[9],"task.":[10],"In":[11],"contrary":[12],"to":[13,44,98,191],"digital":[14],"circuits,":[15],"testing":[16],"needs":[19],"different":[20,89,135],"configurations,":[21],"each":[22,121],"of":[23,29,41,56,59,77,85,195],"them":[24],"targets":[25],"certain":[27],"set":[28],"output":[30,122,143],"parameters":[31],"which":[32],"are":[33,96,151,188],"the":[34,37,42,46,54,57,67,75,86,93,110,117,127,131,155,175,193,196],"performances":[35,61,90,136,163,177],"test":[38,47,51,149,166,184],"measures.":[39],"One":[40],"solutions":[43],"simplify":[45],"task":[48],"optimize":[50],"reduction":[55],"number":[58],"to-be-tested":[60],"by":[62,140,181],"eliminating":[63],"redundant":[64,78],"ones.":[65],"However,":[66],"main":[68],"problem":[69],"with":[70,161],"such":[71],"solution":[73],"identification":[76],"performances.":[79],"Traditional":[80],"methods":[81],"based":[82,108,125],"on":[83,92,109,126],"calculation":[84],"correlation":[87],"between":[88,130],"or":[91],"defect":[94],"level":[95],"shown":[97],"be":[99,138,179],"not":[100],"sufficient.":[101],"This":[102],"paper":[103],"presents":[104],"new":[106],"method":[107],"Archimedean":[111],"copula":[112],"generation":[113],"algorithm.":[114],"It":[115],"predicts":[116],"performance":[118],"value":[119,124],"from":[120],"parameter":[123],"dependence":[128],"(copula)":[129],"two":[132,162,176],"values.":[133],"Therefore,":[134],"can":[137,178],"represented":[139],"single":[142,183],"parameter;":[144],"as":[145],"result,":[147],"less":[148],"configurations":[150],"required.":[152],"To":[153],"validate":[154],"proposed":[156,197],"approach,":[157],"CMOS":[159],"imager":[160],"one":[165],"measure":[167],"used.":[169],"The":[170],"simulation":[171],"results":[172,187],"show":[173],"that":[174],"replaced":[180],"measure.":[185],"Industrial":[186],"also":[189],"reported":[190],"prove":[192],"superiority":[194],"approach.":[198]},"counts_by_year":[],"updated_date":"2026-07-26T07:53:14.480251","created_date":"2025-10-10T00:00:00"}