{"id":"https://openalex.org/W2545007383","doi":"https://doi.org/10.1109/idt.2010.5724424","title":"Parasitic memory effect in CMOS SRAMs","display_name":"Parasitic memory effect in CMOS SRAMs","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2545007383","doi":"https://doi.org/10.1109/idt.2010.5724424","mag":"2545007383"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2010.5724424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2010.5724424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 5th International Design and Test Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059169667","display_name":"Sandra Irobi","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sandra Irobi","raw_affiliation_strings":["CE Laboratory, EEMCS Faculty, Delft University of Technnology, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CE Laboratory, EEMCS Faculty, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021955713","display_name":"Zaid Al-Ars","orcid":"https://orcid.org/0000-0001-7670-8572"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Zaid Al-Ars","raw_affiliation_strings":["CE Laboratory, EEMCS Faculty, Delft University of Technnology, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CE Laboratory, EEMCS Faculty, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069159925","display_name":"M. Renovell","orcid":"https://orcid.org/0000-0002-3896-8231"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Renovell","raw_affiliation_strings":["LIRMM-UMR C5506, CNRS, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM-UMR C5506, CNRS, Montpellier, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5264,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6423127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"53","issue":null,"first_page":"134","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7932643890380859},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.7512648105621338},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.6714608669281006},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.662016749382019},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5930243134498596},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45612800121307373},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4529440104961395},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.4443434178829193},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4350535273551941},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38471755385398865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33685600757598877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28391963243484497},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16310152411460876},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10219621658325195}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7932643890380859},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.7512648105621338},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.6714608669281006},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.662016749382019},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5930243134498596},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45612800121307373},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4529440104961395},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.4443434178829193},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4350535273551941},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38471755385398865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33685600757598877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28391963243484497},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16310152411460876},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10219621658325195},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idt.2010.5724424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2010.5724424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 5th International Design and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1595370658","https://openalex.org/W2014161226","https://openalex.org/W2069345435","https://openalex.org/W2071317919","https://openalex.org/W2092414922","https://openalex.org/W2107369328","https://openalex.org/W2108420455","https://openalex.org/W2112342901","https://openalex.org/W2119081900","https://openalex.org/W2122762801","https://openalex.org/W2125788370","https://openalex.org/W2142992648","https://openalex.org/W2149304398","https://openalex.org/W2152890548","https://openalex.org/W2170093219","https://openalex.org/W3140778050","https://openalex.org/W6681664036"],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W4396689093","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W4210807885","https://openalex.org/W2051045034","https://openalex.org/W2248915580","https://openalex.org/W2999380399","https://openalex.org/W4304890870","https://openalex.org/W2126779451"],"abstract_inverted_index":{"The":[0,60],"presence":[1,73],"of":[2,19,48,74,84],"parasitic":[3,32,50,75],"node":[4,10,76],"capacitance":[5],"on":[6,55],"a":[7],"defective":[8,57],"resistive":[9,58],"can":[11,37],"induce":[12],"dynamic":[13,39],"changes":[14],"in":[15,22,41,53,67,71],"the":[16,20,31,49,56,64,72,81,90],"electrical":[17],"behavior":[18,66],"circuit":[21],"SRAM":[23],"devices,":[24],"which":[25],"may":[26],"be":[27],"referred":[28],"to":[29],"as":[30],"memory":[33,51,86],"effect.":[34],"This":[35,43],"effect":[36,52],"cause":[38],"faults":[40],"SRAMs.":[42],"paper":[44,61],"presents":[45],"an":[46],"analysis":[47],"SRAMs":[54,68],"node.":[59],"demonstrates":[62],"that":[63,79],"faulty":[65],"is":[69],"exacerbated":[70],"capacitance,":[77],"something":[78],"reduces":[80],"fault":[82],"coverage":[83],"current":[85],"tests,":[87],"and":[88],"increases":[89],"defect-per-million":[91],"rates.":[92]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}