{"id":"https://openalex.org/W1968902185","doi":"https://doi.org/10.1109/idt.2010.5724414","title":"Routability driven placement for mesh-based FPGA architecture","display_name":"Routability driven placement for mesh-based FPGA architecture","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W1968902185","doi":"https://doi.org/10.1109/idt.2010.5724414","mag":"1968902185"},"language":"en","primary_location":{"id":"doi:10.1109/idt.2010.5724414","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2010.5724414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 5th International Design and Test Workshop","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019168974","display_name":"Mariem Turki","orcid":"https://orcid.org/0000-0003-2646-3962"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mariem Turki","raw_affiliation_strings":["CESlab, Sfax University (ENIS school), Sfax, TUNISIA","CESlab, Sfax University (ENIS school), TUNISIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CESlab, Sfax University (ENIS school), Sfax, TUNISIA","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"CESlab, Sfax University (ENIS school), TUNISIA","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026522015","display_name":"Mohamed Abid","orcid":"https://orcid.org/0000-0001-7409-292X"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mohamed Abid","raw_affiliation_strings":["CESlab, Sfax University (ENIS school), Sfax, TUNISIA","CESlab, Sfax University (ENIS school), TUNISIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CESlab, Sfax University (ENIS school), Sfax, TUNISIA","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"CESlab, Sfax University (ENIS school), TUNISIA","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["FlexRAS Technologies, Paris 6 University, Paris, France","FlexRAS Technologies, Paris 6 University, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FlexRAS Technologies, Paris 6 University, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"FlexRAS Technologies, Paris 6 University, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["FlexRAS Technologies, Paris 6 University, Paris, France","FlexRAS Technologies, Paris 6 University, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FlexRAS Technologies, Paris 6 University, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"FlexRAS Technologies, Paris 6 University, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05864129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9292852878570557},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8382706642150879},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7155020236968994},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7138938903808594},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7105390429496765},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.5538840293884277},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5435230135917664},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4826813042163849},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.41462987661361694},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3819763958454132},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33665046095848083},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20233049988746643}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9292852878570557},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8382706642150879},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7155020236968994},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7138938903808594},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7105390429496765},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.5538840293884277},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5435230135917664},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4826813042163849},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.41462987661361694},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3819763958454132},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33665046095848083},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20233049988746643},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/idt.2010.5724414","is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2010.5724414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 5th International Design and Test Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01372834v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01372834","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IDT 2010 - 5th International Design and Test Workshop, Dec 2010, Abu Dhabi, United Arab Emirates. pp.85--90, ⟨10.1109/IDT.2010.5724414⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W129209152","https://openalex.org/W1963908543","https://openalex.org/W1966573088","https://openalex.org/W1977850862","https://openalex.org/W2097595287","https://openalex.org/W2126612998","https://openalex.org/W2139637699","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W4243305727","https://openalex.org/W2145339442","https://openalex.org/W3217774925","https://openalex.org/W1995821058","https://openalex.org/W2164654367","https://openalex.org/W4386859294","https://openalex.org/W2148021977","https://openalex.org/W2089341644","https://openalex.org/W4380987687","https://openalex.org/W2106369985"],"abstract_inverted_index":{"Since":[0],"their":[1],"apparition,":[2],"Field-Programmable":[3],"Gate":[4],"Arrays":[5],"(FPGAs)":[6],"have":[7],"become":[8],"the":[9,19,22,25,37,40,55,68,87,94,99,103,111,119],"most":[10,20],"popular":[11],"implementation":[12],"media":[13],"for":[14],"digital":[15],"circuits.":[16],"But":[17],"like":[18],"of":[21,49,70,78],"other":[23],"devices,":[24],"FPGA":[26],"has":[27],"some":[28],"disadvantages":[29],"to":[30,53,66,92,108],"be":[31,122],"optimized.":[32],"Those":[33],"limits":[34],"are":[35],"essentially:":[36],"low":[38],"speed,":[39],"limited":[41],"resources":[42,117],"and":[43,118],"area":[44,56,120],"overhead.":[45],"The":[46],"main":[47],"goal":[48],"this":[50],"paper":[51],"is":[52,106],"improve":[54,67],"efficiency":[57],"constraint.":[58],"To":[59],"achieve":[60],"this;":[61],"we":[62,125],"proposed":[63],"a":[64,75,129],"technique":[65,82],"placement":[69,105],"an":[71,79],"application":[72],"Netlist":[73],"on":[74],"particular":[76],"architecture":[77],"FPGA.":[80],"This":[81],"consists":[83],"in":[84,90,98],"spreading":[85],"out":[86],"congested":[88],"zones":[89],"order":[91],"reduce":[93,109],"channel":[95],"width":[96],"required":[97],"routing":[100,116],"phase.":[101],"If":[102],"CLBs":[104],"optimized":[107],"congestion,":[110],"router":[112],"will":[113,121],"use":[114],"less":[115],"reduced.":[123],"Thus,":[124],"can":[126],"call":[127],"it":[128],"routability-driven":[130],"placement.":[131]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}