{"id":"https://openalex.org/W4390045644","doi":"https://doi.org/10.1109/idaacs58523.2023.10348931","title":"Implementation of a Time-to-Digital Converter Inside FPGA","display_name":"Implementation of a Time-to-Digital Converter Inside FPGA","publication_year":2023,"publication_date":"2023-09-07","ids":{"openalex":"https://openalex.org/W4390045644","doi":"https://doi.org/10.1109/idaacs58523.2023.10348931"},"language":"en","primary_location":{"id":"doi:10.1109/idaacs58523.2023.10348931","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/idaacs58523.2023.10348931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 12th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105194590","display_name":"Michal \u0160pa\u010dek","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Michal \u0160pa\u010dek","raw_affiliation_strings":["Czech Technical University in Prague,Dept. of Measurement","Dept. of Measurement, Czech Technical University in Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague,Dept. of Measurement","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Dept. of Measurement, Czech Technical University in Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102881701","display_name":"R. Sedlacek","orcid":"https://orcid.org/0000-0003-1468-7416"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Radek Sedl\u00e1\u010dek","raw_affiliation_strings":["Czech Technical University in Prague,Dept. of Measurement","Dept. of Measurement, Czech Technical University in Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague,Dept. of Measurement","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Dept. of Measurement, Czech Technical University in Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093548701","display_name":"Jaroslav Roztro\u010dil","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jaroslav Roztro\u010dil","raw_affiliation_strings":["Czech Technical University in Prague,Dept. of Measurement","Dept. of Measurement, Czech Technical University in Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague,Dept. of Measurement","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Dept. of Measurement, Czech Technical University in Prague","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.1212,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46605811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"83"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9063662886619568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.675281286239624},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6316937208175659},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5136967897415161},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4792387783527374},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45374804735183716},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.4529626667499542},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.43024742603302},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11671540141105652},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08284276723861694}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9063662886619568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.675281286239624},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6316937208175659},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5136967897415161},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4792387783527374},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45374804735183716},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4529626667499542},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.43024742603302},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11671540141105652},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08284276723861694},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/idaacs58523.2023.10348931","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/idaacs58523.2023.10348931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 12th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G21329018","display_name":null,"funder_award_id":"SGS22/113/OHK3/2T/13","funder_id":"https://openalex.org/F4320309972","funder_display_name":"\u010cesk\u00e9 Vysok\u00e9 U\u010den\u00ed Technick\u00e9 v Praze"}],"funders":[{"id":"https://openalex.org/F4320309972","display_name":"\u010cesk\u00e9 Vysok\u00e9 U\u010den\u00ed Technick\u00e9 v Praze","ror":"https://ror.org/03kqpb082"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W654799228","https://openalex.org/W2134814047","https://openalex.org/W2476994033","https://openalex.org/W2571098816","https://openalex.org/W2969290707"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2406926880"],"abstract_inverted_index":{"This":[0],"paper":[1],"is":[2,56],"focused":[3],"on":[4,81,187],"the":[5,22,41,47,82,128,132,136,147,152],"implementation":[6],"of":[7,24,26,40,49,64,66,98,135,146,158,164],"a":[8,18,57,60,95,99,103,110,140,155],"Time-to-Digital":[9],"Converter":[10],"(TDC)":[11],"inside":[12],"an":[13],"FPGA":[14,117,137,174],"circuit":[15],"aimed":[16],"at":[17],"specific":[19,188],"application":[20],"in":[21],"field":[23],"comparison":[25],"two":[27],"time":[28,33,69],"scales":[29],"maintained":[30],"by":[31],"primary":[32],"standards":[34],"(atomic":[35],"clocks).":[36],"The":[37,91,161],"design":[38],"requirements":[39,89],"TDC":[42,93,153],"were":[43],"tailored":[44],"to":[45,126,131,178],"meet":[46],"needs":[48],"this":[50,165],"intended":[51],"use.":[52],"That":[53],"means":[54],"there":[55],"need":[58],"for":[59],"wide":[61,111],"measuring":[62,112,180],"range":[63,181],"hundreds":[65],"milliseconds":[67],"with":[68,121,154],"resolution":[70,108,157],"as":[71,73,139],"best":[72],"possible":[74],"(smaller":[75],"than":[76],"10":[77],"ps).":[78],"Commercially-available":[79],"TDCs":[80],"market":[83],"do":[84],"not":[85],"fulfil":[86],"above":[87],"mentioned":[88],"[2].":[90],"implemented":[92],"utilizes":[94],"well-known":[96],"combination":[97],"delay":[100,141],"line":[101,142],"and":[102,109,143,176,182],"counter,":[104],"which":[105],"provides":[106],"excellent":[107],"range.":[113],"We":[114],"have":[115],"selected":[116],"type":[118],"Cyclone":[119],"V":[120],"28":[122],"nm":[123],"manufacturing":[124,144],"technology":[125,145],"develop":[127],"TDC.":[129],"Thanks":[130],"specialized":[133],"usage":[134],"adders":[138],"used":[148],"FPGA,":[149],"we":[150],"obtained":[151],"resulting":[156],"8.6":[159],"ps.":[160],"significant":[162],"advantages":[163],"solution":[166],"are":[167],"flexibility,":[168],"scalability,":[169],"simple":[170],"utilization":[171],"into":[172],"any":[173],"system":[175],"availability":[177],"tune":[179],"input":[183],"control":[184],"interface":[185],"based":[186],"needs.":[189]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}