{"id":"https://openalex.org/W2110342148","doi":"https://doi.org/10.1109/icvgip.2008.32","title":"High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000","display_name":"High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000","publication_year":2008,"publication_date":"2008-12-01","ids":{"openalex":"https://openalex.org/W2110342148","doi":"https://doi.org/10.1109/icvgip.2008.32","mag":"2110342148"},"language":"en","primary_location":{"id":"doi:10.1109/icvgip.2008.32","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvgip.2008.32","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Sixth Indian Conference on Computer Vision, Graphics & Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016931364","display_name":"Tenugu Suman","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Tenugu Suman","raw_affiliation_strings":["Department of Electronics and Electrical Communications Engineering, Indian Institute of Technology, Kharagpur, India","Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communications Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059576131","display_name":"Sumit Kumar Chatterjee","orcid":"https://orcid.org/0000-0003-2478-6880"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumit Kumar Chatterjee","raw_affiliation_strings":["Department of Electronics and Electrical Communications Engineering, Indian Institute of Technology, Kharagpur, India","Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communications Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indrajit Chakrabarti","raw_affiliation_strings":["Department of Electronics and Electrical Communications Engineering, Indian Institute of Technology, Kharagpur, India","Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communications Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016931364"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65165923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"232","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9607999920845032,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.755515456199646},{"id":"https://openalex.org/keywords/jpeg-2000","display_name":"JPEG 2000","score":0.6551030874252319},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6535457372665405},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.624251663684845},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.5873572826385498},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5118634104728699},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4989814758300781},{"id":"https://openalex.org/keywords/bit-plane","display_name":"Bit plane","score":0.4613492786884308},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4539598524570465},{"id":"https://openalex.org/keywords/context-adaptive-binary-arithmetic-coding","display_name":"Context-adaptive binary arithmetic coding","score":0.4331514239311218},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.35605472326278687},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2936059832572937},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.2629081606864929},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24572524428367615},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.20086902379989624},{"id":"https://openalex.org/keywords/bit-field","display_name":"Bit field","score":0.16311880946159363},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.14912322163581848},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10653996467590332},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09094750881195068},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07973110675811768}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.755515456199646},{"id":"https://openalex.org/C69216139","wikidata":"https://www.wikidata.org/wiki/Q931783","display_name":"JPEG 2000","level":5,"score":0.6551030874252319},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6535457372665405},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.624251663684845},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.5873572826385498},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5118634104728699},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4989814758300781},{"id":"https://openalex.org/C56056324","wikidata":"https://www.wikidata.org/wiki/Q878866","display_name":"Bit plane","level":4,"score":0.4613492786884308},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4539598524570465},{"id":"https://openalex.org/C175732694","wikidata":"https://www.wikidata.org/wiki/Q1128713","display_name":"Context-adaptive binary arithmetic coding","level":3,"score":0.4331514239311218},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.35605472326278687},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2936059832572937},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.2629081606864929},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24572524428367615},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.20086902379989624},{"id":"https://openalex.org/C183383400","wikidata":"https://www.wikidata.org/wiki/Q2374485","display_name":"Bit field","level":3,"score":0.16311880946159363},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.14912322163581848},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10653996467590332},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09094750881195068},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07973110675811768},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C25197100","wikidata":"https://www.wikidata.org/wiki/Q890886","display_name":"Drilling","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvgip.2008.32","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvgip.2008.32","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Sixth Indian Conference on Computer Vision, Graphics & Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1592521398","https://openalex.org/W1927369396","https://openalex.org/W2106503124","https://openalex.org/W2111200065","https://openalex.org/W2119729783","https://openalex.org/W2121648007","https://openalex.org/W2138365960","https://openalex.org/W2167120242","https://openalex.org/W4301269566","https://openalex.org/W6640230869"],"related_works":["https://openalex.org/W2008021785","https://openalex.org/W2161858230","https://openalex.org/W2325591523","https://openalex.org/W2361215726","https://openalex.org/W2112228991","https://openalex.org/W1995021544","https://openalex.org/W2362971005","https://openalex.org/W2351161766","https://openalex.org/W2321268379","https://openalex.org/W1853994148"],"abstract_inverted_index":{"Bit":[0],"plane":[1,32],"coding":[2,33,51],"(BPC)":[3],"constitutes":[4],"an":[5,19,110],"important":[6],"component":[7],"of":[8,13,77,89,92,98],"the":[9,26,39,63,80,90,93,99],"EBCOT":[10],"Tier-1":[11],"block":[12],"JPEG2000":[14],"encoder.":[15],"This":[16],"paper":[17],"proposes":[18],"efficient":[20],"parallel":[21,71],"hardware":[22],"structure":[23],"to":[24,105],"implement":[25],"computation":[27],"intensive":[28],"word":[29],"level":[30],"bit":[31,45,57],"algorithm.":[34],"The":[35,49,69,96,119],"proposed":[36,70,100],"architecture":[37,73,101,111,121],"computes":[38],"context":[40],"and":[41,128],"decision":[42],"for":[43,55],"all":[44,56],"planes":[46,58],"in":[47,59,67,117],"parallel.":[48],"three":[50],"passes":[52],"are":[53,65],"merged":[54],"a":[60,75],"scan":[61],"while":[62],"samples":[64],"coded":[66],"sequence.":[68],"BPC":[72,82],"offers":[74],"speed":[76,97],"31":[78],"over":[79],"serial":[81],"architecture.":[83],"Its":[84],"memory":[85],"requirement":[86],"is":[87],"independent":[88],"size":[91],"code":[94],"block.":[95],"has":[102,113,122],"been":[103,114,123],"shown":[104],"be":[106],"significantly":[107],"faster":[108],"than":[109],"which":[112],"recently":[115],"reported":[116],"literature.":[118],"system":[120],"functionally":[124],"verified":[125],"by":[126,130],"ModelSim":[127],"synthesized":[129],"TSMC":[131],"0.25":[132],"mum":[133],"vtvt":[134],"CMOS":[135],"cell":[136],"libraries.":[137]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}